|
EFM32 Happy Gecko Software Documentation
efm32hg-doc-5.1.2
|
|
EFM32 Happy Gecko Software Documentation
efm32hg-doc-5.1.2
|
Macros | |
| #define | __CM0PLUS_REV 0x001 |
| #define | _EFM32_HAPPY_FAMILY 1 |
| #define | _EFM_DEVICE |
| #define | _SILICON_LABS_32B_PLATFORM 1 |
| #define | _SILICON_LABS_32B_PLATFORM_1 |
| #define | _SILICON_LABS_32B_SERIES 0 |
| #define | _SILICON_LABS_32B_SERIES_0 |
| #define | _SILICON_LABS_GECKO_INTERNAL_SDID 77 /** Silicon Labs internal use only, may change any time */ |
| #define | _SILICON_LABS_GECKO_INTERNAL_SDID_77 /** Silicon Labs internal use only, may change any time */ |
| #define | ACMP_COUNT 1 |
| #define | ACMP_PRESENT |
| #define | ADC_COUNT 1 |
| #define | ADC_PRESENT |
| #define | AES_COUNT 1 |
| #define | AES_MEM_BASE ((uint32_t) 0x400E0000UL) |
| #define | AES_MEM_BITS ((uint32_t) 0x10UL) |
| #define | AES_MEM_END ((uint32_t) 0x400E03FFUL) |
| #define | AES_MEM_SIZE ((uint32_t) 0x400UL) |
| #define | AES_PRESENT |
| #define | AFACHAN_MAX 27 |
| #define | AFCHAN_MAX 42 |
| #define | AFCHANLOC_MAX 7 |
| #define | ANALOG_COUNT 1 |
| #define | ANALOG_PRESENT |
| #define | BOOTLOADER_COUNT 1 |
| #define | BOOTLOADER_PRESENT |
| #define | CMU_COUNT 1 |
| #define | CMU_PRESENT |
| #define | DBG_COUNT 1 |
| #define | DBG_PRESENT |
| #define | DEVICE_MEM_BASE ((uint32_t) 0xF0040000UL) |
| #define | DEVICE_MEM_BITS ((uint32_t) 0x12UL) |
| #define | DEVICE_MEM_END ((uint32_t) 0xF0040FFFUL) |
| #define | DEVICE_MEM_SIZE ((uint32_t) 0x1000UL) |
| #define | DMA_CHAN_COUNT 6 |
| #define | DMA_COUNT 1 |
| #define | DMA_PRESENT |
| #define | EMU_COUNT 1 |
| #define | EMU_PRESENT |
| #define | EXT_IRQ_COUNT 21 |
| #define | FLASH_BASE (0x00000000UL) |
| #define | FLASH_MEM_BASE ((uint32_t) 0x0UL) |
| #define | FLASH_MEM_BITS ((uint32_t) 0x28UL) |
| #define | FLASH_MEM_END ((uint32_t) 0xFFFFFFFUL) |
| #define | FLASH_MEM_SIZE ((uint32_t) 0x10000000UL) |
| #define | FLASH_PAGE_SIZE 1024 |
| #define | FLASH_SIZE (0x00010000UL) |
| #define | GPIO_COUNT 1 |
| #define | GPIO_PRESENT |
| #define | HFXTAL_COUNT 1 |
| #define | HFXTAL_PRESENT |
| #define | I2C_COUNT 1 |
| #define | I2C_PRESENT |
| #define | IDAC_COUNT 1 |
| #define | IDAC_PRESENT |
| #define | LE_COUNT 1 |
| #define | LE_PRESENT |
| #define | LEUART_COUNT 1 |
| #define | LEUART_PRESENT |
| #define | LFXTAL_COUNT 1 |
| #define | LFXTAL_PRESENT |
| #define | MSC_COUNT 1 |
| #define | MSC_PRESENT |
| #define | MTB_COUNT 1 |
| #define | MTB_PRESENT |
| #define | PART_NUMBER "EFM32HG322F64" |
| #define | PCNT_COUNT 1 |
| #define | PCNT_PRESENT |
| #define | PER_MEM_BASE ((uint32_t) 0x40000000UL) |
| #define | PER_MEM_BITS ((uint32_t) 0x20UL) |
| #define | PER_MEM_END ((uint32_t) 0x400DFFFFUL) |
| #define | PER_MEM_SIZE ((uint32_t) 0xE0000UL) |
| #define | PRS_CHAN_COUNT 6 |
| #define | PRS_COUNT 1 |
| #define | PRS_PRESENT |
| #define | RAM_CODE_MEM_BASE ((uint32_t) 0x10000000UL) |
| #define | RAM_CODE_MEM_BITS ((uint32_t) 0x17UL) |
| #define | RAM_CODE_MEM_END ((uint32_t) 0x1001FFFFUL) |
| #define | RAM_CODE_MEM_SIZE ((uint32_t) 0x20000UL) |
| #define | RAM_MEM_BASE ((uint32_t) 0x20000000UL) |
| #define | RAM_MEM_BITS ((uint32_t) 0x18UL) |
| #define | RAM_MEM_END ((uint32_t) 0x2003FFFFUL) |
| #define | RAM_MEM_SIZE ((uint32_t) 0x40000UL) |
| #define | RMU_COUNT 1 |
| #define | RMU_PRESENT |
| #define | RTC_COUNT 1 |
| #define | RTC_PRESENT |
| #define | SRAM_BASE (0x20000000UL) |
| #define | SRAM_SIZE (0x00002000UL) |
| #define | TIMER_COUNT 3 |
| #define | TIMER_PRESENT |
| #define | USART_COUNT 2 |
| #define | USART_PRESENT |
| #define | USB_COUNT 1 |
| #define | USB_PRESENT |
| #define | USBC_COUNT 1 |
| #define | USBC_MEM_BASE ((uint32_t) 0x40100000UL) |
| #define | USBC_MEM_BITS ((uint32_t) 0x18UL) |
| #define | USBC_MEM_END ((uint32_t) 0x4013FFFFUL) |
| #define | USBC_MEM_SIZE ((uint32_t) 0x40000UL) |
| #define | USBC_PRESENT |
| #define | USBLE_COUNT 1 |
| #define | USBLE_PRESENT |
| #define | USHFRCO_COUNT 1 |
| #define | USHFRCO_PRESENT |
| #define | VCMP_COUNT 1 |
| #define | VCMP_PRESENT |
| #define | WDOG_COUNT 1 |
| #define | WDOG_PRESENT |
| #define __CM0PLUS_REV 0x001 |
Cortex-M0+ Core revision r0p1
Definition at line 156 of file efm32hg322f64.h.
| #define _EFM32_HAPPY_FAMILY 1 |
Part family Happy Gecko EFM32HG MCU Family
Definition at line 103 of file efm32hg322f64.h.
| #define _EFM_DEVICE |
Silicon Labs EFM-type microcontroller
Definition at line 104 of file efm32hg322f64.h.
| #define _SILICON_LABS_32B_PLATFORM 1 |
Definition at line 110 of file efm32hg322f64.h.
| #define _SILICON_LABS_32B_PLATFORM_1 |
Definition at line 109 of file efm32hg322f64.h.
| #define _SILICON_LABS_32B_SERIES 0 |
Silicon Labs series number
Definition at line 106 of file efm32hg322f64.h.
| #define _SILICON_LABS_32B_SERIES_0 |
Silicon Labs series number
Definition at line 105 of file efm32hg322f64.h.
| #define ACMP_COUNT 1 |
1 ACMPs available
Definition at line 172 of file efm32hg322f64.h.
| #define ACMP_PRESENT |
ACMP is available in this part
Definition at line 171 of file efm32hg322f64.h.
| #define ADC_COUNT 1 |
1 ADCs available
Definition at line 178 of file efm32hg322f64.h.
| #define ADC_PRESENT |
ADC is available in this part
Definition at line 177 of file efm32hg322f64.h.
| #define AES_MEM_BASE ((uint32_t) 0x400E0000UL) |
AES base address
Definition at line 125 of file efm32hg322f64.h.
| #define AES_MEM_BITS ((uint32_t) 0x10UL) |
AES used bits
Definition at line 128 of file efm32hg322f64.h.
| #define AES_MEM_END ((uint32_t) 0x400E03FFUL) |
AES end address
Definition at line 127 of file efm32hg322f64.h.
| #define AES_MEM_SIZE ((uint32_t) 0x400UL) |
AES available address space
Definition at line 126 of file efm32hg322f64.h.
| #define AFACHAN_MAX 27 |
Analog AF channels
Definition at line 165 of file efm32hg322f64.h.
| #define AFCHAN_MAX 42 |
AF channels connect the different on-chip peripherals with the af-mux
Definition at line 162 of file efm32hg322f64.h.
| #define DEVICE_MEM_BASE ((uint32_t) 0xF0040000UL) |
DEVICE base address
Definition at line 141 of file efm32hg322f64.h.
| #define DEVICE_MEM_BITS ((uint32_t) 0x12UL) |
DEVICE used bits
Definition at line 144 of file efm32hg322f64.h.
| #define DEVICE_MEM_END ((uint32_t) 0xF0040FFFUL) |
DEVICE end address
Definition at line 143 of file efm32hg322f64.h.
| #define DEVICE_MEM_SIZE ((uint32_t) 0x1000UL) |
DEVICE available address space
Definition at line 142 of file efm32hg322f64.h.
| #define DMA_CHAN_COUNT 6 |
Number of DMA channels
Definition at line 158 of file efm32hg322f64.h.
Referenced by DMA_ActivateAuto(), DMA_ActivateBasic(), DMA_ActivatePingPong(), DMA_ActivateScatterGather(), DMA_CfgChannel(), DMA_CfgDescr(), DMA_ChannelEnable(), DMA_ChannelEnabled(), DMA_ChannelRequestEnable(), DMA_RefreshPingPong(), DMA_Reset(), and NANDFLASH_Init().
| #define EXT_IRQ_COUNT 21 |
Number of External (NVIC) interrupts
Definition at line 159 of file efm32hg322f64.h.
Referenced by CORE_GetNvicRamTableHandler(), CORE_IrqIsBlocked(), CORE_NvicIRQDisabled(), CORE_NvicMaskClearIRQ(), CORE_NvicMaskSetIRQ(), and CORE_SetNvicRamTableHandler().
| #define FLASH_BASE (0x00000000UL) |
Flash and SRAM limits for EFM32HG322F64 Flash Base Address
Definition at line 151 of file efm32hg322f64.h.
| #define FLASH_MEM_BASE ((uint32_t) 0x0UL) |
Memory Base addresses and limits FLASH base address
Definition at line 121 of file efm32hg322f64.h.
| #define FLASH_MEM_BITS ((uint32_t) 0x28UL) |
FLASH used bits
Definition at line 124 of file efm32hg322f64.h.
| #define FLASH_MEM_END ((uint32_t) 0xFFFFFFFUL) |
FLASH end address
Definition at line 123 of file efm32hg322f64.h.
| #define FLASH_MEM_SIZE ((uint32_t) 0x10000000UL) |
FLASH available address space
Definition at line 122 of file efm32hg322f64.h.
| #define FLASH_PAGE_SIZE 1024 |
Flash Memory page size
Definition at line 153 of file efm32hg322f64.h.
Referenced by MSC_ErasePage(), and SYSTEM_GetFlashPageSize().
| #define FLASH_SIZE (0x00010000UL) |
Available Flash Memory
Definition at line 152 of file efm32hg322f64.h.
| #define I2C_COUNT 1 |
1 I2Cs available
Definition at line 184 of file efm32hg322f64.h.
| #define I2C_PRESENT |
I2C is available in this part
Definition at line 183 of file efm32hg322f64.h.
| #define IDAC_COUNT 1 |
1 IDACs available
Definition at line 176 of file efm32hg322f64.h.
| #define IDAC_PRESENT |
IDAC is available in this part
Definition at line 175 of file efm32hg322f64.h.
| #define LEUART_COUNT 1 |
1 LEUARTs available
Definition at line 180 of file efm32hg322f64.h.
| #define LEUART_PRESENT |
LEUART is available in this part
Definition at line 179 of file efm32hg322f64.h.
| #define PART_NUMBER "EFM32HG322F64" |
Configure part number Part Number
Definition at line 118 of file efm32hg322f64.h.
| #define PCNT_COUNT 1 |
1 PCNTs available
Definition at line 182 of file efm32hg322f64.h.
Referenced by CMU_PCNTClockExternalSet().
| #define PCNT_PRESENT |
PCNT is available in this part
Definition at line 181 of file efm32hg322f64.h.
| #define PER_MEM_BASE ((uint32_t) 0x40000000UL) |
PER base address
Definition at line 133 of file efm32hg322f64.h.
Referenced by BUS_RegBitRead(), BUS_RegBitWrite(), BUS_RegMaskedClear(), and BUS_RegMaskedSet().
| #define PER_MEM_BITS ((uint32_t) 0x20UL) |
PER used bits
Definition at line 136 of file efm32hg322f64.h.
| #define PER_MEM_END ((uint32_t) 0x400DFFFFUL) |
PER end address
Definition at line 135 of file efm32hg322f64.h.
| #define PER_MEM_SIZE ((uint32_t) 0xE0000UL) |
PER available address space
Definition at line 134 of file efm32hg322f64.h.
| #define PRS_CHAN_COUNT 6 |
Number of PRS channels
Definition at line 157 of file efm32hg322f64.h.
Referenced by PRS_SourceAsyncSignalSet(), and PRS_SourceSignalSet().
| #define RAM_CODE_MEM_BASE ((uint32_t) 0x10000000UL) |
RAM_CODE base address
Definition at line 145 of file efm32hg322f64.h.
| #define RAM_CODE_MEM_BITS ((uint32_t) 0x17UL) |
RAM_CODE used bits
Definition at line 148 of file efm32hg322f64.h.
| #define RAM_CODE_MEM_END ((uint32_t) 0x1001FFFFUL) |
RAM_CODE end address
Definition at line 147 of file efm32hg322f64.h.
| #define RAM_CODE_MEM_SIZE ((uint32_t) 0x20000UL) |
RAM_CODE available address space
Definition at line 146 of file efm32hg322f64.h.
| #define RAM_MEM_BASE ((uint32_t) 0x20000000UL) |
RAM base address
Definition at line 137 of file efm32hg322f64.h.
Referenced by CORE_InitNvicVectorTable(), and EMU_RamPowerDown().
| #define RAM_MEM_BITS ((uint32_t) 0x18UL) |
RAM used bits
Definition at line 140 of file efm32hg322f64.h.
| #define RAM_MEM_END ((uint32_t) 0x2003FFFFUL) |
RAM end address
Definition at line 139 of file efm32hg322f64.h.
| #define RAM_MEM_SIZE ((uint32_t) 0x40000UL) |
RAM available address space
Definition at line 138 of file efm32hg322f64.h.
Referenced by CORE_InitNvicVectorTable().
| #define SRAM_BASE (0x20000000UL) |
SRAM Base Address
Definition at line 154 of file efm32hg322f64.h.
Referenced by BUS_RamBitRead(), BUS_RamBitWrite(), and EMU_RamPowerDown().
| #define SRAM_SIZE (0x00002000UL) |
Available SRAM Memory
Definition at line 155 of file efm32hg322f64.h.
Referenced by EMU_RamPowerDown().
| #define TIMER_COUNT 3 |
3 TIMERs available
Definition at line 170 of file efm32hg322f64.h.
| #define TIMER_PRESENT |
TIMER is available in this part
Definition at line 169 of file efm32hg322f64.h.
| #define USART_COUNT 2 |
2 USARTs available
Definition at line 174 of file efm32hg322f64.h.
| #define USART_PRESENT |
USART is available in this part
Definition at line 173 of file efm32hg322f64.h.
| #define USBC_MEM_BASE ((uint32_t) 0x40100000UL) |
USBC base address
Definition at line 129 of file efm32hg322f64.h.
| #define USBC_MEM_BITS ((uint32_t) 0x18UL) |
USBC used bits
Definition at line 132 of file efm32hg322f64.h.
| #define USBC_MEM_END ((uint32_t) 0x4013FFFFUL) |
USBC end address
Definition at line 131 of file efm32hg322f64.h.
| #define USBC_MEM_SIZE ((uint32_t) 0x40000UL) |
USBC available address space
Definition at line 130 of file efm32hg322f64.h.
1.8.10 
