EFR32 Blue Gecko 12 Software Documentation  efr32bg12-doc-5.1.2
Data Structures | Macros | Enumerations | Functions
OPAMP
EMLIB

Detailed Description

Operational Amplifier (OPAMP) peripheral API.

This module contains functions to:

All OPAMP functions assume that the VDAC clock is running. If the VDAC is not used, the clock can be turned off when the opamp's are configured.

If the available gain values dont suit the application at hand, the resistor ladders can be disabled and external gain programming resistors used.

A number of predefined opamp setup macros are available for configuration of the most common opamp topologies (see figures below).

Note
The terms POSPAD and NEGPAD in the figures are used to indicate that these pads should be connected to a suitable signal ground.


Unity gain voltage follower.
Use predefined macro OPA_INIT_UNITY_GAIN. 

                    |\
         ___________|+\
                    |  \_______
                 ___|_ /    |
                |   | /     |
                |   |/      |
                |___________|


Non-inverting amplifier.
Use predefined macro OPA_INIT_NON_INVERTING. 

                    |\
         ___________|+\
                    |  \_______
                 ___|_ /    |
                |   | /     |
                |   |/      |
                |_____R2____|
                |
                R1
                |
              NEGPAD


Inverting amplifier.
Use predefined macro OPA_INIT_INVERTING. 

                 _____R2____
                |           |
                |   |\      |
         ____R1_|___|_\     |
                    |  \____|___
                 ___|  /
                |   |+/
                |   |/
                |
              POSPAD


Cascaded non-inverting amplifiers.
Use predefined macros OPA_INIT_CASCADED_NON_INVERTING_OPA0, OPA_INIT_CASCADED_NON_INVERTING_OPA1 and OPA_INIT_CASCADED_NON_INVERTING_OPA2. 

                    |\                       |\                       |\
         ___________|+\ OPA0      ___________|+\ OPA1      ___________|+\ OPA2
                    |  \_________|           |  \_________|           |  \_______
                 ___|_ /    |             ___|_ /    |             ___|_ /    |
                |   | /     |            |   | /     |            |   | /     |
                |   |/      |            |   |/      |            |   |/      |
                |_____R2____|            |_____R2____|            |_____R2____|
                |                        |                        |
                R1                       R1                       R1
                |                        |                        |
              NEGPAD                   NEGPAD                   NEGPAD


Cascaded inverting amplifiers.
Use predefined macros OPA_INIT_CASCADED_INVERTING_OPA0, OPA_INIT_CASCADED_INVERTING_OPA1 and OPA_INIT_CASCADED_INVERTING_OPA2. 

                 _____R2____              _____R2____              _____R2____
                |           |            |           |            |           |
                |   |\      |            |   |\      |            |   |\      |
         ____R1_|___|_\     |     ____R1_|___|_\     |     ____R1_|___|_\     |
                    |  \____|____|           |  \____|___|            |  \____|__
                 ___|  /                  ___|  /                  ___|  /
                |   |+/ OPA0             |   |+/ OPA1             |   |+/ OPA2
                |   |/                   |   |/                   |   |/
                |                        |                        |
              POSPAD                   POSPAD                   POSPAD


Differential driver with two opamp's.
Use predefined macros OPA_INIT_DIFF_DRIVER_OPA0 and OPA_INIT_DIFF_DRIVER_OPA1. 

                                  __________________________
                                 |                          +
                                 |        _____R2____
                    |\           |       |           |
         ___________|+\ OPA0     |       |   |\ OPA1 |
                    |  \_________|____R1_|___|_\     |      _
                 ___|_ /         |           |  \____|______
                |   | /          |        ___|  /
                |   |/           |       |   |+/
                |________________|       |   |/
                                         |
                                       POSPAD


Differential receiver with three opamp's.
Use predefined macros OPA_INIT_DIFF_RECEIVER_OPA0, OPA_INIT_DIFF_RECEIVER_OPA1 and OPA_INIT_DIFF_RECEIVER_OPA2. 

                    |\
          __________|+\ OPA1
         _          |  \_________
                 ___|_ /    |    |        _____R2____
                |   | /     |    |       |           |
                |   |/      |    |       |   |\      |
                |___________|    |____R1_|___|_\     |
                                             |  \____|___
                    |\            ____R1_ ___|  /
         +__________|+\ OPA0     |       |   |+/ OPA2
                    |  \_________|       |   |/
                 ___|_ /    |            R2
                |   | /     |            |
                |   |/      |          NEGPAD OPA0
                |___________|


Instrumentation amplifier.
Use predefined macros OPA_INIT_INSTR_AMP_OPA0 and OPA_INIT_INSTR_AMP_OPA0. 

                    |\
          __________|+\ OPA1
                    |  \______________
                 ___|_ /     |
                |   | /      |
                |   |/       R2
                |____________|
                             |
                             R1
                             |
                             R1
                 ____________|
                |            |
                |            R2
                |   |\       |
                |___|+\ OPA0 |
                    |  \_____|________
          __________|_ /
                    | /
                    |/

Data Structures

struct  OPAMP_Init_TypeDef
 

Macros

#define OPA_INIT_CASCADED_INVERTING_OPA0
 
#define OPA_INIT_CASCADED_INVERTING_OPA1
 
#define OPA_INIT_CASCADED_INVERTING_OPA2
 
#define OPA_INIT_CASCADED_NON_INVERTING_OPA0
 
#define OPA_INIT_CASCADED_NON_INVERTING_OPA1
 
#define OPA_INIT_CASCADED_NON_INVERTING_OPA2
 
#define OPA_INIT_DIFF_DRIVER_OPA0
 
#define OPA_INIT_DIFF_DRIVER_OPA1
 
#define OPA_INIT_DIFF_RECEIVER_OPA0
 
#define OPA_INIT_DIFF_RECEIVER_OPA1
 
#define OPA_INIT_DIFF_RECEIVER_OPA2
 
#define OPA_INIT_INSTR_AMP_OPA0
 
#define OPA_INIT_INSTR_AMP_OPA1
 
#define OPA_INIT_INVERTING
 
#define OPA_INIT_NON_INVERTING
 
#define OPA_INIT_UNITY_GAIN
 

Enumerations

enum  OPAMP_DrvStr_Typedef {
  opaDrvStrDefault = VDAC_OPA_CTRL_DRIVESTRENGTH_DEFAULT,
  opaDrvStrLowerAccLowStr = (0 << _VDAC_OPA_CTRL_DRIVESTRENGTH_SHIFT),
  opaDrvStrLowAccLowStr = (1 << _VDAC_OPA_CTRL_DRIVESTRENGTH_SHIFT),
  opaDrvStrHighAccHighStr = (2 << _VDAC_OPA_CTRL_DRIVESTRENGTH_SHIFT),
  opaDrvStrHigherAccHighStr = (3 << _VDAC_OPA_CTRL_DRIVESTRENGTH_SHIFT)
}
 
enum  OPAMP_NegSel_TypeDef {
  opaNegSelAPORT1YCH1 = VDAC_OPA_MUX_NEGSEL_APORT1YCH1,
  opaNegSelAPORT1YCH3 = VDAC_OPA_MUX_NEGSEL_APORT1YCH3,
  opaNegSelAPORT1YCH5 = VDAC_OPA_MUX_NEGSEL_APORT1YCH5,
  opaNegSelAPORT1YCH7 = VDAC_OPA_MUX_NEGSEL_APORT1YCH7,
  opaNegSelAPORT1YCH9 = VDAC_OPA_MUX_NEGSEL_APORT1YCH9,
  opaNegSelAPORT1YCH11 = VDAC_OPA_MUX_NEGSEL_APORT1YCH11,
  opaNegSelAPORT1YCH13 = VDAC_OPA_MUX_NEGSEL_APORT1YCH13,
  opaNegSelAPORT1YCH15 = VDAC_OPA_MUX_NEGSEL_APORT1YCH15,
  opaNegSelAPORT1YCH17 = VDAC_OPA_MUX_NEGSEL_APORT1YCH17,
  opaNegSelAPORT1YCH19 = VDAC_OPA_MUX_NEGSEL_APORT1YCH19,
  opaNegSelAPORT1YCH21 = VDAC_OPA_MUX_NEGSEL_APORT1YCH21,
  opaNegSelAPORT1YCH23 = VDAC_OPA_MUX_NEGSEL_APORT1YCH23,
  opaNegSelAPORT1YCH25 = VDAC_OPA_MUX_NEGSEL_APORT1YCH25,
  opaNegSelAPORT1YCH27 = VDAC_OPA_MUX_NEGSEL_APORT1YCH27,
  opaNegSelAPORT1YCH29 = VDAC_OPA_MUX_NEGSEL_APORT1YCH29,
  opaNegSelAPORT1YCH31 = VDAC_OPA_MUX_NEGSEL_APORT1YCH31,
  opaNegSelAPORT2YCH0 = VDAC_OPA_MUX_NEGSEL_APORT2YCH0,
  opaNegSelAPORT2YCH2 = VDAC_OPA_MUX_NEGSEL_APORT2YCH2,
  opaNegSelAPORT2YCH4 = VDAC_OPA_MUX_NEGSEL_APORT2YCH4,
  opaNegSelAPORT2YCH6 = VDAC_OPA_MUX_NEGSEL_APORT2YCH6,
  opaNegSelAPORT2YCH8 = VDAC_OPA_MUX_NEGSEL_APORT2YCH8,
  opaNegSelAPORT2YCH10 = VDAC_OPA_MUX_NEGSEL_APORT2YCH10,
  opaNegSelAPORT2YCH12 = VDAC_OPA_MUX_NEGSEL_APORT2YCH12,
  opaNegSelAPORT2YCH14 = VDAC_OPA_MUX_NEGSEL_APORT2YCH14,
  opaNegSelAPORT2YCH16 = VDAC_OPA_MUX_NEGSEL_APORT2YCH16,
  opaNegSelAPORT2YCH18 = VDAC_OPA_MUX_NEGSEL_APORT2YCH18,
  opaNegSelAPORT2YCH20 = VDAC_OPA_MUX_NEGSEL_APORT2YCH20,
  opaNegSelAPORT2YCH22 = VDAC_OPA_MUX_NEGSEL_APORT2YCH22,
  opaNegSelAPORT2YCH24 = VDAC_OPA_MUX_NEGSEL_APORT2YCH24,
  opaNegSelAPORT2YCH26 = VDAC_OPA_MUX_NEGSEL_APORT2YCH26,
  opaNegSelAPORT2YCH28 = VDAC_OPA_MUX_NEGSEL_APORT2YCH28,
  opaNegSelAPORT2YCH30 = VDAC_OPA_MUX_NEGSEL_APORT2YCH30,
  opaNegSelAPORT3YCH1 = VDAC_OPA_MUX_NEGSEL_APORT3YCH1,
  opaNegSelAPORT3YCH3 = VDAC_OPA_MUX_NEGSEL_APORT3YCH3,
  opaNegSelAPORT3YCH5 = VDAC_OPA_MUX_NEGSEL_APORT3YCH5,
  opaNegSelAPORT3YCH7 = VDAC_OPA_MUX_NEGSEL_APORT3YCH7,
  opaNegSelAPORT3YCH9 = VDAC_OPA_MUX_NEGSEL_APORT3YCH9,
  opaNegSelAPORT3YCH11 = VDAC_OPA_MUX_NEGSEL_APORT3YCH11,
  opaNegSelAPORT3YCH13 = VDAC_OPA_MUX_NEGSEL_APORT3YCH13,
  opaNegSelAPORT3YCH15 = VDAC_OPA_MUX_NEGSEL_APORT3YCH15,
  opaNegSelAPORT3YCH17 = VDAC_OPA_MUX_NEGSEL_APORT3YCH17,
  opaNegSelAPORT3YCH19 = VDAC_OPA_MUX_NEGSEL_APORT3YCH19,
  opaNegSelAPORT3YCH21 = VDAC_OPA_MUX_NEGSEL_APORT3YCH21,
  opaNegSelAPORT3YCH23 = VDAC_OPA_MUX_NEGSEL_APORT3YCH23,
  opaNegSelAPORT3YCH25 = VDAC_OPA_MUX_NEGSEL_APORT3YCH25,
  opaNegSelAPORT3YCH27 = VDAC_OPA_MUX_NEGSEL_APORT3YCH27,
  opaNegSelAPORT3YCH29 = VDAC_OPA_MUX_NEGSEL_APORT3YCH29,
  opaNegSelAPORT3YCH31 = VDAC_OPA_MUX_NEGSEL_APORT3YCH31,
  opaNegSelAPORT4YCH0 = VDAC_OPA_MUX_NEGSEL_APORT4YCH0,
  opaNegSelAPORT4YCH2 = VDAC_OPA_MUX_NEGSEL_APORT4YCH2,
  opaNegSelAPORT4YCH4 = VDAC_OPA_MUX_NEGSEL_APORT4YCH4,
  opaNegSelAPORT4YCH6 = VDAC_OPA_MUX_NEGSEL_APORT4YCH6,
  opaNegSelAPORT4YCH8 = VDAC_OPA_MUX_NEGSEL_APORT4YCH8,
  opaNegSelAPORT4YCH10 = VDAC_OPA_MUX_NEGSEL_APORT4YCH10,
  opaNegSelAPORT4YCH12 = VDAC_OPA_MUX_NEGSEL_APORT4YCH12,
  opaNegSelAPORT4YCH14 = VDAC_OPA_MUX_NEGSEL_APORT4YCH14,
  opaNegSelAPORT4YCH16 = VDAC_OPA_MUX_NEGSEL_APORT4YCH16,
  opaNegSelAPORT4YCH18 = VDAC_OPA_MUX_NEGSEL_APORT4YCH18,
  opaNegSelAPORT4YCH20 = VDAC_OPA_MUX_NEGSEL_APORT4YCH20,
  opaNegSelAPORT4YCH22 = VDAC_OPA_MUX_NEGSEL_APORT4YCH22,
  opaNegSelAPORT4YCH24 = VDAC_OPA_MUX_NEGSEL_APORT4YCH24,
  opaNegSelAPORT4YCH26 = VDAC_OPA_MUX_NEGSEL_APORT4YCH26,
  opaNegSelAPORT4YCH28 = VDAC_OPA_MUX_NEGSEL_APORT4YCH28,
  opaNegSelAPORT4YCH30 = VDAC_OPA_MUX_NEGSEL_APORT4YCH30,
  opaNegSelDisable = VDAC_OPA_MUX_NEGSEL_DISABLE,
  opaNegSelUnityGain = VDAC_OPA_MUX_NEGSEL_UG,
  opaNegSelResTap = VDAC_OPA_MUX_NEGSEL_OPATAP,
  opaNegSelNegPad = VDAC_OPA_MUX_NEGSEL_NEGPAD
}
 
enum  OPAMP_OutMode_TypeDef {
  opaOutModeDisable = 0,
  opaOutModeMain = VDAC_OPA_OUT_MAINOUTEN,
  opaOutModeAlt = VDAC_OPA_OUT_ALTOUTEN,
  opaOutModeAll = VDAC_OPA_OUT_SHORT,
  opaOutModeAPORT1YCH1 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH1),
  opaOutModeAPORT1YCH3 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH3),
  opaOutModeAPORT1YCH5 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH5),
  opaOutModeAPORT1YCH7 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH7),
  opaOutModeAPORT1YCH9 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH9),
  opaOutModeAPORT1YCH11 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH11),
  opaOutModeAPORT1YCH13 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH13),
  opaOutModeAPORT1YCH15 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH15),
  opaOutModeAPORT1YCH17 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH17),
  opaOutModeAPORT1YCH19 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH19),
  opaOutModeAPORT1YCH21 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH21),
  opaOutModeAPORT1YCH23 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH23),
  opaOutModeAPORT1YCH25 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH25),
  opaOutModeAPORT1YCH27 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH27),
  opaOutModeAPORT1YCH29 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH29),
  opaOutModeAPORT1YCH31 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH31),
  opaOutModeAPORT2YCH0 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH0),
  opaOutModeAPORT2YCH2 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH2),
  opaOutModeAPORT2YCH4 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH4),
  opaOutModeAPORT2YCH6 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH6),
  opaOutModeAPORT2YCH8 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH8),
  opaOutModeAPORT2YCH10 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH10),
  opaOutModeAPORT2YCH12 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH12),
  opaOutModeAPORT2YCH14 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH14),
  opaOutModeAPORT2YCH16 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH16),
  opaOutModeAPORT2YCH18 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH18),
  opaOutModeAPORT2YCH20 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH20),
  opaOutModeAPORT2YCH22 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH22),
  opaOutModeAPORT2YCH24 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH24),
  opaOutModeAPORT2YCH26 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH26),
  opaOutModeAPORT2YCH28 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH28),
  opaOutModeAPORT2YCH30 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH30),
  opaOutModeAPORT3YCH1 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH1),
  opaOutModeAPORT3YCH3 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH3),
  opaOutModeAPORT3YCH5 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH5),
  opaOutModeAPORT3YCH7 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH7),
  opaOutModeAPORT3YCH9 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH9),
  opaOutModeAPORT3YCH11 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH11),
  opaOutModeAPORT3YCH13 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH13),
  opaOutModeAPORT3YCH15 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH15),
  opaOutModeAPORT3YCH17 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH17),
  opaOutModeAPORT3YCH19 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH19),
  opaOutModeAPORT3YCH21 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH21),
  opaOutModeAPORT3YCH23 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH23),
  opaOutModeAPORT3YCH25 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH25),
  opaOutModeAPORT3YCH27 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH27),
  opaOutModeAPORT3YCH29 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH29),
  opaOutModeAPORT3YCH31 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH31),
  opaOutModeAPORT4YCH0 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH0),
  opaOutModeAPORT4YCH2 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH2),
  opaOutModeAPORT4YCH4 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH4),
  opaOutModeAPORT4YCH6 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH6),
  opaOutModeAPORT4YCH8 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH8),
  opaOutModeAPORT4YCH10 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH10),
  opaOutModeAPORT4YCH12 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH12),
  opaOutModeAPORT4YCH14 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH14),
  opaOutModeAPORT4YCH16 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH16),
  opaOutModeAPORT4YCH18 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH18),
  opaOutModeAPORT4YCH20 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH20),
  opaOutModeAPORT4YCH22 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH22),
  opaOutModeAPORT4YCH24 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH24),
  opaOutModeAPORT4YCH26 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH26),
  opaOutModeAPORT4YCH28 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH28),
  opaOutModeAPORT4YCH30 = (VDAC_OPA_OUT_APORTOUTEN | VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH30)
}
 
enum  OPAMP_OutScale_Typedef {
  opaOutScaleDefault = VDAC_OPA_CTRL_OUTSCALE_DEFAULT,
  opaOutScaleFull = VDAC_OPA_CTRL_OUTSCALE_FULL,
  opaOutSacleHalf = VDAC_OPA_CTRL_OUTSCALE_HALF
}
 
enum  OPAMP_PosSel_TypeDef {
  opaPosSelAPORT1XCH0 = VDAC_OPA_MUX_POSSEL_APORT1XCH0,
  opaPosSelAPORT1XCH2 = VDAC_OPA_MUX_POSSEL_APORT1XCH2,
  opaPosSelAPORT1XCH4 = VDAC_OPA_MUX_POSSEL_APORT1XCH4,
  opaPosSelAPORT1XCH6 = VDAC_OPA_MUX_POSSEL_APORT1XCH6,
  opaPosSelAPORT1XCH8 = VDAC_OPA_MUX_POSSEL_APORT1XCH8,
  opaPosSelAPORT1XCH10 = VDAC_OPA_MUX_POSSEL_APORT1XCH10,
  opaPosSelAPORT1XCH12 = VDAC_OPA_MUX_POSSEL_APORT1XCH12,
  opaPosSelAPORT1XCH14 = VDAC_OPA_MUX_POSSEL_APORT1XCH14,
  opaPosSelAPORT1XCH16 = VDAC_OPA_MUX_POSSEL_APORT1XCH16,
  opaPosSelAPORT1XCH18 = VDAC_OPA_MUX_POSSEL_APORT1XCH18,
  opaPosSelAPORT1XCH20 = VDAC_OPA_MUX_POSSEL_APORT1XCH20,
  opaPosSelAPORT1XCH22 = VDAC_OPA_MUX_POSSEL_APORT1XCH22,
  opaPosSelAPORT1XCH24 = VDAC_OPA_MUX_POSSEL_APORT1XCH24,
  opaPosSelAPORT1XCH26 = VDAC_OPA_MUX_POSSEL_APORT1XCH26,
  opaPosSelAPORT1XCH28 = VDAC_OPA_MUX_POSSEL_APORT1XCH28,
  opaPosSelAPORT1XCH30 = VDAC_OPA_MUX_POSSEL_APORT1XCH30,
  opaPosSelAPORT2XCH1 = VDAC_OPA_MUX_POSSEL_APORT2XCH1,
  opaPosSelAPORT2XCH3 = VDAC_OPA_MUX_POSSEL_APORT2XCH3,
  opaPosSelAPORT2XCH5 = VDAC_OPA_MUX_POSSEL_APORT2XCH5,
  opaPosSelAPORT2XCH7 = VDAC_OPA_MUX_POSSEL_APORT2XCH7,
  opaPosSelAPORT2XCH9 = VDAC_OPA_MUX_POSSEL_APORT2XCH9,
  opaPosSelAPORT2XCH11 = VDAC_OPA_MUX_POSSEL_APORT2XCH11,
  opaPosSelAPORT2XCH13 = VDAC_OPA_MUX_POSSEL_APORT2XCH13,
  opaPosSelAPORT2XCH15 = VDAC_OPA_MUX_POSSEL_APORT2XCH15,
  opaPosSelAPORT2XCH17 = VDAC_OPA_MUX_POSSEL_APORT2XCH17,
  opaPosSelAPORT2XCH19 = VDAC_OPA_MUX_POSSEL_APORT2XCH19,
  opaPosSelAPORT2XCH21 = VDAC_OPA_MUX_POSSEL_APORT2XCH21,
  opaPosSelAPORT2XCH23 = VDAC_OPA_MUX_POSSEL_APORT2XCH23,
  opaPosSelAPORT2XCH25 = VDAC_OPA_MUX_POSSEL_APORT2XCH25,
  opaPosSelAPORT2XCH27 = VDAC_OPA_MUX_POSSEL_APORT2XCH27,
  opaPosSelAPORT2XCH29 = VDAC_OPA_MUX_POSSEL_APORT2XCH29,
  opaPosSelAPORT2XCH31 = VDAC_OPA_MUX_POSSEL_APORT2XCH31,
  opaPosSelAPORT3XCH0 = VDAC_OPA_MUX_POSSEL_APORT3XCH0,
  opaPosSelAPORT3XCH2 = VDAC_OPA_MUX_POSSEL_APORT3XCH2,
  opaPosSelAPORT3XCH4 = VDAC_OPA_MUX_POSSEL_APORT3XCH4,
  opaPosSelAPORT3XCH6 = VDAC_OPA_MUX_POSSEL_APORT3XCH6,
  opaPosSelAPORT3XCH8 = VDAC_OPA_MUX_POSSEL_APORT3XCH8,
  opaPosSelAPORT3XCH10 = VDAC_OPA_MUX_POSSEL_APORT3XCH10,
  opaPosSelAPORT3XCH12 = VDAC_OPA_MUX_POSSEL_APORT3XCH12,
  opaPosSelAPORT3XCH14 = VDAC_OPA_MUX_POSSEL_APORT3XCH14,
  opaPosSelAPORT3XCH16 = VDAC_OPA_MUX_POSSEL_APORT3XCH16,
  opaPosSelAPORT3XCH18 = VDAC_OPA_MUX_POSSEL_APORT3XCH18,
  opaPosSelAPORT3XCH20 = VDAC_OPA_MUX_POSSEL_APORT3XCH20,
  opaPosSelAPORT3XCH22 = VDAC_OPA_MUX_POSSEL_APORT3XCH22,
  opaPosSelAPORT3XCH24 = VDAC_OPA_MUX_POSSEL_APORT3XCH24,
  opaPosSelAPORT3XCH26 = VDAC_OPA_MUX_POSSEL_APORT3XCH26,
  opaPosSelAPORT3XCH28 = VDAC_OPA_MUX_POSSEL_APORT3XCH28,
  opaPosSelAPORT3XCH30 = VDAC_OPA_MUX_POSSEL_APORT3XCH30,
  opaPosSelAPORT4XCH1 = VDAC_OPA_MUX_POSSEL_APORT4XCH1,
  opaPosSelAPORT4XCH3 = VDAC_OPA_MUX_POSSEL_APORT4XCH3,
  opaPosSelAPORT4XCH5 = VDAC_OPA_MUX_POSSEL_APORT4XCH5,
  opaPosSelAPORT4XCH7 = VDAC_OPA_MUX_POSSEL_APORT4XCH7,
  opaPosSelAPORT4XCH9 = VDAC_OPA_MUX_POSSEL_APORT4XCH9,
  opaPosSelAPORT4XCH11 = VDAC_OPA_MUX_POSSEL_APORT4XCH11,
  opaPosSelAPORT4XCH13 = VDAC_OPA_MUX_POSSEL_APORT4XCH13,
  opaPosSelAPORT4XCH15 = VDAC_OPA_MUX_POSSEL_APORT4XCH15,
  opaPosSelAPORT4XCH17 = VDAC_OPA_MUX_POSSEL_APORT4XCH17,
  opaPosSelAPORT4XCH19 = VDAC_OPA_MUX_POSSEL_APORT4XCH19,
  opaPosSelAPORT4XCH21 = VDAC_OPA_MUX_POSSEL_APORT4XCH21,
  opaPosSelAPORT4XCH23 = VDAC_OPA_MUX_POSSEL_APORT4XCH23,
  opaPosSelAPORT4XCH25 = VDAC_OPA_MUX_POSSEL_APORT4XCH25,
  opaPosSelAPORT4XCH27 = VDAC_OPA_MUX_POSSEL_APORT4XCH27,
  opaPosSelAPORT4XCH29 = VDAC_OPA_MUX_POSSEL_APORT4XCH29,
  opaPosSelAPORT4XCH31 = VDAC_OPA_MUX_POSSEL_APORT4XCH31,
  opaPosSelDisable = VDAC_OPA_MUX_POSSEL_DISABLE,
  opaPosSelDac = VDAC_OPA_MUX_POSSEL_DAC,
  opaPosSelPosPad = VDAC_OPA_MUX_POSSEL_POSPAD,
  opaPosSelOpaIn = VDAC_OPA_MUX_POSSEL_OPANEXT,
  opaPosSelResTap = VDAC_OPA_MUX_POSSEL_OPATAP
}
 
enum  OPAMP_PrsMode_TypeDef {
  opaPrsModeDefault = VDAC_OPA_CTRL_PRSMODE_DEFAULT,
  opaPrsModePulsed = VDAC_OPA_CTRL_PRSMODE_PULSED,
  opaPrsModeTimed = VDAC_OPA_CTRL_PRSMODE_TIMED
}
 
enum  OPAMP_PrsOut_TypeDef {
  opaPrsOutDefault = VDAC_OPA_CTRL_PRSOUTMODE_DEFAULT,
  opaPrsOutWarm = VDAC_OPA_CTRL_PRSOUTMODE_WARM,
  opaPrsOutOutValid = VDAC_OPA_CTRL_PRSOUTMODE_OUTVALID
}
 
enum  OPAMP_PrsSel_TypeDef {
  opaPrsSelDefault = VDAC_OPA_CTRL_PRSSEL_DEFAULT,
  opaPrsSelCh0 = VDAC_OPA_CTRL_PRSSEL_PRSCH0,
  opaPrsSelCh1 = VDAC_OPA_CTRL_PRSSEL_PRSCH1,
  opaPrsSelCh2 = VDAC_OPA_CTRL_PRSSEL_PRSCH2,
  opaPrsSelCh3 = VDAC_OPA_CTRL_PRSSEL_PRSCH3,
  opaPrsSelCh4 = VDAC_OPA_CTRL_PRSSEL_PRSCH4,
  opaPrsSelCh5 = VDAC_OPA_CTRL_PRSSEL_PRSCH5,
  opaPrsSelCh6 = VDAC_OPA_CTRL_PRSSEL_PRSCH6,
  opaPrsSelCh7 = VDAC_OPA_CTRL_PRSSEL_PRSCH7,
  opaPrsSelCh8 = VDAC_OPA_CTRL_PRSSEL_PRSCH8,
  opaPrsSelCh9 = VDAC_OPA_CTRL_PRSSEL_PRSCH9,
  opaPrsSelCh10 = VDAC_OPA_CTRL_PRSSEL_PRSCH10,
  opaPrsSelCh11 = VDAC_OPA_CTRL_PRSSEL_PRSCH11
}
 
enum  OPAMP_ResInMux_TypeDef {
  opaResInMuxDisable = VDAC_OPA_MUX_RESINMUX_DISABLE,
  opaResInMuxOpaIn = VDAC_OPA_MUX_RESINMUX_OPANEXT,
  opaResInMuxNegPad = VDAC_OPA_MUX_RESINMUX_NEGPAD,
  opaResInMuxPosPad = VDAC_OPA_MUX_RESINMUX_POSPAD,
  opaResInMuxComPad = VDAC_OPA_MUX_RESINMUX_COMPAD,
  opaResInMuxCenter = VDAC_OPA_MUX_RESINMUX_CENTER,
  opaResInMuxVss = VDAC_OPA_MUX_RESINMUX_VSS
}
 
enum  OPAMP_ResSel_TypeDef {
  opaResSelDefault = VDAC_OPA_MUX_RESSEL_DEFAULT,
  opaResSelR2eq0_33R1 = VDAC_OPA_MUX_RESSEL_RES0,
  opaResSelR2eqR1 = VDAC_OPA_MUX_RESSEL_RES1,
  opaResSelR1eq1_67R1 = VDAC_OPA_MUX_RESSEL_RES2,
  opaResSelR2eq2_2R1 = VDAC_OPA_MUX_RESSEL_RES3,
  opaResSelR2eq3R1 = VDAC_OPA_MUX_RESSEL_RES4,
  opaResSelR2eq4_33R1 = VDAC_OPA_MUX_RESSEL_RES5,
  opaResSelR2eq7R1 = VDAC_OPA_MUX_RESSEL_RES6,
  opaResSelR2eq15R1 = VDAC_OPA_MUX_RESSEL_RES7
}
 
enum  OPAMP_TypeDef {
  OPA0 = 0,
  OPA1 = 1,
  OPA2 = 2
}
 

Functions

void OPAMP_Disable (VDAC_TypeDef *dac, OPAMP_TypeDef opa)
 Disable an Operational Amplifier. More...
 
void OPAMP_Enable (VDAC_TypeDef *dac, OPAMP_TypeDef opa, const OPAMP_Init_TypeDef *init)
 Configure and enable an Operational Amplifier. More...
 

Macro Definition Documentation

#define OPA_INIT_CASCADED_INVERTING_OPA0
Value:
{ \
opaNegSelResTap, /* Neg input from resistor ladder tap. */ \
opaPosSelPosPad, /* Pos input from pad. */ \
opaOutModeMain, /* Main output enabled. */ \
opaResSelR2eqR1, /* R2 = R1 */ \
opaResInMuxNegPad, /* Resistor ladder input from neg pad. */ \
0, /* No alternate outputs enabled. */ \
opaDrvStrDefault, /* Default opamp operation mode. */ \
false, /* Disable 3x gain setting. */ \
false, /* Use full output drive strength. */ \
false, /* Disable unity-gain bandwidth scaling. */ \
false, /* Opamp triggered by OPAxEN. */ \
opaPrsModeDefault, /* PRS is not used to trigger opamp. */ \
opaPrsSelDefault, /* PRS is not used to trigger opamp. */ \
opaPrsOutDefault, /* Default PRS output setting. */ \
false, /* Bus mastering enabled on APORTX. */ \
false, /* Bus mastering enabled on APORTY. */ \
3, /* 3us settle time with default DrvStr. */ \
0, /* No startup delay. */ \
false, /* Rail-to-rail input enabled. */ \
true, /* Use calibrated inverting offset. */ \
0, /* Opamp offset value (not used). */ \
true, /* Use calibrated non-inverting offset. */ \
0 /* Opamp offset value (not used). */ \
}
opaPrsModeDefault
Definition: em_opamp.h:379
opaOutModeMain
Definition: em_opamp.h:258
opaPrsOutDefault
Definition: em_opamp.h:407
opaResInMuxNegPad
Definition: em_opamp.h:366
opaNegSelResTap
Definition: em_opamp.h:161
opaResSelR2eqR1
Definition: em_opamp.h:344
opaPrsSelDefault
Definition: em_opamp.h:390
opaPosSelPosPad
Definition: em_opamp.h:242
opaDrvStrDefault
Definition: em_opamp.h:421

Configuration of OPA0 in cascaded inverting amplifier mode.

Definition at line 1068 of file em_opamp.h.

#define OPA_INIT_CASCADED_INVERTING_OPA1
Value:
{ \
opaNegSelResTap, /* Neg input from resistor ladder tap. */ \
opaPosSelPosPad, /* Pos input from pad. */ \
opaOutModeMain, /* Main output enabled. */ \
opaResSelR2eqR1, /* R2 = R1 */ \
opaResInMuxOpaIn, /* Resistor ladder input from OPA0. */ \
0, /* No alternate outputs enabled. */ \
opaDrvStrDefault, /* Default opamp operation mode. */ \
false, /* Disable 3x gain setting. */ \
false, /* Use full output drive strength. */ \
false, /* Disable unity-gain bandwidth scaling. */ \
false, /* Opamp triggered by OPAxEN. */ \
opaPrsModeDefault, /* PRS is not used to trigger opamp. */ \
opaPrsSelDefault, /* PRS is not used to trigger opamp. */ \
opaPrsOutDefault, /* Default PRS output setting. */ \
false, /* Bus mastering enabled on APORTX. */ \
false, /* Bus mastering enabled on APORTY. */ \
3, /* 3us settle time with default DrvStr. */ \
0, /* No startup delay. */ \
false, /* Rail-to-rail input enabled. */ \
true, /* Use calibrated inverting offset. */ \
0, /* Opamp offset value (not used). */ \
true, /* Use calibrated non-inverting offset. */ \
0 /* Opamp offset value (not used). */ \
}
opaPrsModeDefault
Definition: em_opamp.h:379
opaOutModeMain
Definition: em_opamp.h:258
opaPrsOutDefault
Definition: em_opamp.h:407
opaNegSelResTap
Definition: em_opamp.h:161
opaResSelR2eqR1
Definition: em_opamp.h:344
opaPrsSelDefault
Definition: em_opamp.h:390
opaPosSelPosPad
Definition: em_opamp.h:242
opaDrvStrDefault
Definition: em_opamp.h:421
opaResInMuxOpaIn
Definition: em_opamp.h:365

Configuration of OPA1 in cascaded inverting amplifier mode.

Definition at line 1096 of file em_opamp.h.

#define OPA_INIT_CASCADED_INVERTING_OPA2
Value:
{ \
opaNegSelResTap, /* Neg input from resistor ladder tap. */ \
opaPosSelPosPad, /* Pos input from pad. */ \
opaOutModeMain, /* Main output enabled. */ \
opaResSelR2eqR1, /* R2 = R1 */ \
opaResInMuxOpaIn, /* Resistor ladder input from OPA1. */ \
0, /* No alternate outputs enabled. */ \
opaDrvStrDefault, /* Default opamp operation mode. */ \
false, /* Disable 3x gain setting. */ \
false, /* Use full output drive strength. */ \
false, /* Disable unity-gain bandwidth scaling. */ \
false, /* Opamp triggered by OPAxEN. */ \
opaPrsModeDefault, /* PRS is not used to trigger opamp. */ \
opaPrsSelDefault, /* PRS is not used to trigger opamp. */ \
opaPrsOutDefault, /* Default PRS output setting. */ \
false, /* Bus mastering enabled on APORTX. */ \
false, /* Bus mastering enabled on APORTY. */ \
3, /* 3us settle time with default DrvStr. */ \
0, /* No startup delay. */ \
false, /* Rail-to-rail input enabled. */ \
true, /* Use calibrated inverting offset. */ \
0, /* Opamp offset value (not used). */ \
true, /* Use calibrated non-inverting offset. */ \
0 /* Opamp offset value (not used). */ \
}
opaPrsModeDefault
Definition: em_opamp.h:379
opaOutModeMain
Definition: em_opamp.h:258
opaPrsOutDefault
Definition: em_opamp.h:407
opaNegSelResTap
Definition: em_opamp.h:161
opaResSelR2eqR1
Definition: em_opamp.h:344
opaPrsSelDefault
Definition: em_opamp.h:390
opaPosSelPosPad
Definition: em_opamp.h:242
opaDrvStrDefault
Definition: em_opamp.h:421
opaResInMuxOpaIn
Definition: em_opamp.h:365

Configuration of OPA2 in cascaded inverting amplifier mode.

Definition at line 1124 of file em_opamp.h.

#define OPA_INIT_CASCADED_NON_INVERTING_OPA0
Value:
{ \
opaNegSelResTap, /* Neg input from resistor ladder tap. */ \
opaPosSelPosPad, /* Pos input from pad. */ \
opaOutModeMain, /* Main output enabled. */ \
opaResSelR2eq0_33R1, /* R2 = 1/3 R1 */ \
opaResInMuxNegPad, /* Resistor ladder input from neg pad. */ \
0, /* No alternate outputs enabled. */ \
opaDrvStrDefault, /* Default opamp operation mode. */ \
false, /* Disable 3x gain setting. */ \
false, /* Use full output drive strength. */ \
false, /* Disable unity-gain bandwidth scaling. */ \
false, /* Opamp triggered by OPAxEN. */ \
opaPrsModeDefault, /* PRS is not used to trigger opamp. */ \
opaPrsSelDefault, /* PRS is not used to trigger opamp. */ \
opaPrsOutDefault, /* Default PRS output setting. */ \
false, /* Bus mastering enabled on APORTX. */ \
false, /* Bus mastering enabled on APORTY. */ \
3, /* 3us settle time with default DrvStr. */ \
0, /* No startup delay. */ \
false, /* Rail-to-rail input enabled. */ \
true, /* Use calibrated inverting offset. */ \
0, /* Opamp offset value (not used). */ \
true, /* Use calibrated non-inverting offset. */ \
0 /* Opamp offset value (not used). */ \
}
opaPrsModeDefault
Definition: em_opamp.h:379
opaOutModeMain
Definition: em_opamp.h:258
opaPrsOutDefault
Definition: em_opamp.h:407
opaResInMuxNegPad
Definition: em_opamp.h:366
opaNegSelResTap
Definition: em_opamp.h:161
opaResSelR2eq0_33R1
Definition: em_opamp.h:343
opaPrsSelDefault
Definition: em_opamp.h:390
opaPosSelPosPad
Definition: em_opamp.h:242
opaDrvStrDefault
Definition: em_opamp.h:421

Configuration of OPA0 in cascaded non-inverting amplifier mode.

Definition at line 984 of file em_opamp.h.

#define OPA_INIT_CASCADED_NON_INVERTING_OPA1
Value:
{ \
opaNegSelResTap, /* Neg input from resistor ladder tap. */ \
opaPosSelOpaIn, /* Pos input from OPA0 output. */ \
opaOutModeMain, /* Main output enabled. */ \
opaResSelR2eq0_33R1, /* R2 = 1/3 R1 */ \
opaResInMuxNegPad, /* Resistor ladder input from neg pad. */ \
0, /* No alternate outputs enabled. */ \
opaDrvStrDefault, /* Default opamp operation mode. */ \
false, /* Disable 3x gain setting. */ \
false, /* Use full output drive strength. */ \
false, /* Disable unity-gain bandwidth scaling. */ \
false, /* Opamp triggered by OPAxEN. */ \
opaPrsModeDefault, /* PRS is not used to trigger opamp. */ \
opaPrsSelDefault, /* PRS is not used to trigger opamp. */ \
opaPrsOutDefault, /* Default PRS output setting. */ \
false, /* Bus mastering enabled on APORTX. */ \
false, /* Bus mastering enabled on APORTY. */ \
3, /* 3us settle time with default DrvStr. */ \
0, /* No startup delay. */ \
false, /* Rail-to-rail input enabled. */ \
true, /* Use calibrated inverting offset. */ \
0, /* Opamp offset value (not used). */ \
true, /* Use calibrated non-inverting offset. */ \
0 /* Opamp offset value (not used). */ \
}
opaPrsModeDefault
Definition: em_opamp.h:379
opaOutModeMain
Definition: em_opamp.h:258
opaPrsOutDefault
Definition: em_opamp.h:407
opaPosSelOpaIn
Definition: em_opamp.h:243
opaResInMuxNegPad
Definition: em_opamp.h:366
opaNegSelResTap
Definition: em_opamp.h:161
opaResSelR2eq0_33R1
Definition: em_opamp.h:343
opaPrsSelDefault
Definition: em_opamp.h:390
opaDrvStrDefault
Definition: em_opamp.h:421

Configuration of OPA1 in cascaded non-inverting amplifier mode.

Definition at line 1012 of file em_opamp.h.

#define OPA_INIT_CASCADED_NON_INVERTING_OPA2
Value:
{ \
opaNegSelResTap, /* Neg input from resistor ladder tap. */ \
opaPosSelOpaIn, /* Pos input from OPA1 output. */ \
opaOutModeMain, /* Main output enabled. */ \
opaResSelR2eq0_33R1, /* R2 = 1/3 R1 */ \
opaResInMuxNegPad, /* Resistor ladder input from neg pad. */ \
0, /* No alternate outputs enabled. */ \
opaDrvStrDefault, /* Default opamp operation mode. */ \
false, /* Disable 3x gain setting. */ \
false, /* Use full output drive strength. */ \
false, /* Disable unity-gain bandwidth scaling. */ \
false, /* Opamp triggered by OPAxEN. */ \
opaPrsModeDefault, /* PRS is not used to trigger opamp. */ \
opaPrsSelDefault, /* PRS is not used to trigger opamp. */ \
opaPrsOutDefault, /* Default PRS output setting. */ \
false, /* Bus mastering enabled on APORTX. */ \
false, /* Bus mastering enabled on APORTY. */ \
3, /* 3us settle time with default DrvStr. */ \
0, /* No startup delay. */ \
false, /* Rail-to-rail input enabled. */ \
true, /* Use calibrated inverting offset. */ \
0, /* Opamp offset value (not used). */ \
true, /* Use calibrated non-inverting offset. */ \
0 /* Opamp offset value (not used). */ \
}
opaPrsModeDefault
Definition: em_opamp.h:379
opaOutModeMain
Definition: em_opamp.h:258
opaPrsOutDefault
Definition: em_opamp.h:407
opaPosSelOpaIn
Definition: em_opamp.h:243
opaResInMuxNegPad
Definition: em_opamp.h:366
opaNegSelResTap
Definition: em_opamp.h:161
opaResSelR2eq0_33R1
Definition: em_opamp.h:343
opaPrsSelDefault
Definition: em_opamp.h:390
opaDrvStrDefault
Definition: em_opamp.h:421

Configuration of OPA2 in cascaded non-inverting amplifier mode.

Definition at line 1040 of file em_opamp.h.

#define OPA_INIT_DIFF_DRIVER_OPA0
Value:
{ \
opaNegSelUnityGain, /* Unity gain. */ \
opaPosSelPosPad, /* Pos input from pad. */ \
opaOutModeMain, /* Main output enabled. */ \
opaResSelDefault, /* Resistor ladder is not used. */ \
opaResInMuxDisable, /* Resistor ladder disabled. */ \
0, /* No alternate outputs enabled. */ \
opaDrvStrDefault, /* Default opamp operation mode. */ \
false, /* Disable 3x gain setting. */ \
false, /* Use full output drive strength. */ \
false, /* Disable unity-gain bandwidth scaling. */ \
false, /* Opamp triggered by OPAxEN. */ \
opaPrsModeDefault, /* PRS is not used to trigger opamp. */ \
opaPrsSelDefault, /* PRS is not used to trigger opamp. */ \
opaPrsOutDefault, /* Default PRS output setting. */ \
false, /* Bus mastering enabled on APORTX. */ \
false, /* Bus mastering enabled on APORTY. */ \
3, /* 3us settle time with default DrvStr. */ \
0, /* No startup delay. */ \
false, /* Rail-to-rail input enabled. */ \
true, /* Use calibrated inverting offset. */ \
0, /* Opamp offset value (not used). */ \
true, /* Use calibrated non-inverting offset. */ \
0 /* Opamp offset value (not used). */ \
}
opaPrsModeDefault
Definition: em_opamp.h:379
opaResSelDefault
Definition: em_opamp.h:342
opaResInMuxDisable
Definition: em_opamp.h:364
opaOutModeMain
Definition: em_opamp.h:258
opaPrsOutDefault
Definition: em_opamp.h:407
opaPrsSelDefault
Definition: em_opamp.h:390
opaPosSelPosPad
Definition: em_opamp.h:242
opaNegSelUnityGain
Definition: em_opamp.h:160
opaDrvStrDefault
Definition: em_opamp.h:421

Configuration of OPA0 in two-opamp differential driver mode.

Definition at line 1152 of file em_opamp.h.

#define OPA_INIT_DIFF_DRIVER_OPA1
Value:
{ \
opaNegSelResTap, /* Neg input from resistor ladder tap. */ \
opaPosSelPosPad, /* Pos input from pad. */ \
opaOutModeMain, /* Main output enabled. */ \
opaResSelR2eqR1, /* R2 = R1 */ \
opaResInMuxOpaIn, /* Resistor ladder input from OPA0. */ \
0, /* No alternate outputs enabled. */ \
opaDrvStrDefault, /* Default opamp operation mode. */ \
false, /* Disable 3x gain setting. */ \
false, /* Use full output drive strength. */ \
false, /* Disable unity-gain bandwidth scaling. */ \
false, /* Opamp triggered by OPAxEN. */ \
opaPrsModeDefault, /* PRS is not used to trigger opamp. */ \
opaPrsSelDefault, /* PRS is not used to trigger opamp. */ \
opaPrsOutDefault, /* Default PRS output setting. */ \
false, /* Bus mastering enabled on APORTX. */ \
false, /* Bus mastering enabled on APORTY. */ \
3, /* 3us settle time with default DrvStr. */ \
0, /* No startup delay. */ \
false, /* Rail-to-rail input enabled. */ \
true, /* Use calibrated inverting offset. */ \
0, /* Opamp offset value (not used). */ \
true, /* Use calibrated non-inverting offset. */ \
0 /* Opamp offset value (not used). */ \
}
opaPrsModeDefault
Definition: em_opamp.h:379
opaOutModeMain
Definition: em_opamp.h:258
opaPrsOutDefault
Definition: em_opamp.h:407
opaNegSelResTap
Definition: em_opamp.h:161
opaResSelR2eqR1
Definition: em_opamp.h:344
opaPrsSelDefault
Definition: em_opamp.h:390
opaPosSelPosPad
Definition: em_opamp.h:242
opaDrvStrDefault
Definition: em_opamp.h:421
opaResInMuxOpaIn
Definition: em_opamp.h:365

Configuration of OPA1 in two-opamp differential driver mode.

Definition at line 1180 of file em_opamp.h.

#define OPA_INIT_DIFF_RECEIVER_OPA0
Value:
{ \
opaNegSelUnityGain, /* Unity gain. */ \
opaPosSelPosPad, /* Pos input from pad. */ \
opaOutModeMain, /* Main output enabled. */ \
opaResSelR2eqR1, /* R2 = R1 */ \
opaResInMuxNegPad, /* Resistor ladder input from neg pad. */ \
0, /* No alternate outputs enabled. */ \
opaDrvStrDefault, /* Default opamp operation mode. */ \
false, /* Disable 3x gain setting. */ \
false, /* Use full output drive strength. */ \
false, /* Disable unity-gain bandwidth scaling. */ \
false, /* Opamp triggered by OPAxEN. */ \
opaPrsModeDefault, /* PRS is not used to trigger opamp. */ \
opaPrsSelDefault, /* PRS is not used to trigger opamp. */ \
opaPrsOutDefault, /* Default PRS output setting. */ \
false, /* Bus mastering enabled on APORTX. */ \
false, /* Bus mastering enabled on APORTY. */ \
3, /* 3us settle time with default DrvStr. */ \
0, /* No startup delay. */ \
false, /* Rail-to-rail input enabled. */ \
true, /* Use calibrated inverting offset. */ \
0, /* Opamp offset value (not used). */ \
true, /* Use calibrated non-inverting offset. */ \
0 /* Opamp offset value (not used). */ \
}
opaPrsModeDefault
Definition: em_opamp.h:379
opaOutModeMain
Definition: em_opamp.h:258
opaPrsOutDefault
Definition: em_opamp.h:407
opaResInMuxNegPad
Definition: em_opamp.h:366
opaResSelR2eqR1
Definition: em_opamp.h:344
opaPrsSelDefault
Definition: em_opamp.h:390
opaPosSelPosPad
Definition: em_opamp.h:242
opaNegSelUnityGain
Definition: em_opamp.h:160
opaDrvStrDefault
Definition: em_opamp.h:421

Configuration of OPA0 in three-opamp differential receiver mode.

Definition at line 1208 of file em_opamp.h.

#define OPA_INIT_DIFF_RECEIVER_OPA1
Value:
{ \
opaNegSelUnityGain, /* Unity gain. */ \
opaPosSelPosPad, /* Pos input from pad. */ \
opaOutModeMain, /* Main output enabled. */ \
opaResSelDefault, /* Resistor ladder is not used. */ \
opaResInMuxDisable, /* Disable resistor ladder. */ \
0, /* No alternate outputs enabled. */ \
opaDrvStrDefault, /* Default opamp operation mode. */ \
false, /* Disable 3x gain setting. */ \
false, /* Use full output drive strength. */ \
false, /* Disable unity-gain bandwidth scaling. */ \
false, /* Opamp triggered by OPAxEN. */ \
opaPrsModeDefault, /* PRS is not used to trigger opamp. */ \
opaPrsSelDefault, /* PRS is not used to trigger opamp. */ \
opaPrsOutDefault, /* Default PRS output setting. */ \
false, /* Bus mastering enabled on APORTX. */ \
false, /* Bus mastering enabled on APORTY. */ \
3, /* 3us settle time with default DrvStr. */ \
0, /* No startup delay. */ \
false, /* Rail-to-rail input enabled. */ \
true, /* Use calibrated inverting offset. */ \
0, /* Opamp offset value (not used). */ \
true, /* Use calibrated non-inverting offset. */ \
0 /* Opamp offset value (not used). */ \
}
opaPrsModeDefault
Definition: em_opamp.h:379
opaResSelDefault
Definition: em_opamp.h:342
opaResInMuxDisable
Definition: em_opamp.h:364
opaOutModeMain
Definition: em_opamp.h:258
opaPrsOutDefault
Definition: em_opamp.h:407
opaPrsSelDefault
Definition: em_opamp.h:390
opaPosSelPosPad
Definition: em_opamp.h:242
opaNegSelUnityGain
Definition: em_opamp.h:160
opaDrvStrDefault
Definition: em_opamp.h:421

Configuration of OPA1 in three-opamp differential receiver mode.

Definition at line 1236 of file em_opamp.h.

#define OPA_INIT_DIFF_RECEIVER_OPA2
Value:
{ \
opaNegSelResTap, /* Input from resistor ladder tap. */ \
opaPosSelResTap, /* Input from OPA0 resistor ladder tap. */ \
opaOutModeMain, /* Main output enabled. */ \
opaResSelR2eqR1, /* R2 = R1 */ \
opaResInMuxOpaIn, /* Resistor ladder input from OPA1. */ \
0, /* No alternate outputs enabled. */ \
opaDrvStrDefault, /* Default opamp operation mode. */ \
false, /* Disable 3x gain setting. */ \
false, /* Use full output drive strength. */ \
false, /* Disable unity-gain bandwidth scaling. */ \
false, /* Opamp triggered by OPAxEN. */ \
opaPrsModeDefault, /* PRS is not used to trigger opamp. */ \
opaPrsSelDefault, /* PRS is not used to trigger opamp. */ \
opaPrsOutDefault, /* Default PRS output setting. */ \
false, /* Bus mastering enabled on APORTX. */ \
false, /* Bus mastering enabled on APORTY. */ \
3, /* 3us settle time with default DrvStr. */ \
0, /* No startup delay. */ \
false, /* Rail-to-rail input enabled. */ \
true, /* Use calibrated inverting offset. */ \
0, /* Opamp offset value (not used). */ \
true, /* Use calibrated non-inverting offset. */ \
0 /* Opamp offset value (not used). */ \
}
opaPrsModeDefault
Definition: em_opamp.h:379
opaOutModeMain
Definition: em_opamp.h:258
opaPrsOutDefault
Definition: em_opamp.h:407
opaNegSelResTap
Definition: em_opamp.h:161
opaResSelR2eqR1
Definition: em_opamp.h:344
opaPosSelResTap
Definition: em_opamp.h:244
opaPrsSelDefault
Definition: em_opamp.h:390
opaDrvStrDefault
Definition: em_opamp.h:421
opaResInMuxOpaIn
Definition: em_opamp.h:365

Configuration of OPA2 in three-opamp differential receiver mode.

Definition at line 1264 of file em_opamp.h.

#define OPA_INIT_INSTR_AMP_OPA0
Value:
{ \
opaNegSelResTap, /* Input from resistor ladder tap. */ \
opaPosSelPosPad, /* Pos input from pad. */ \
opaOutModeMain, /* Main output enabled. */ \
opaResSelR2eqR1, /* R2 = R1 */ \
opaResInMuxCenter, /* OPA0/OPA1 resistor ladders connected. */ \
0, /* No alternate outputs enabled. */ \
opaDrvStrDefault, /* Default opamp operation mode. */ \
false, /* Disable 3x gain setting. */ \
false, /* Use full output drive strength. */ \
false, /* Disable unity-gain bandwidth scaling. */ \
false, /* Opamp triggered by OPAxEN. */ \
opaPrsModeDefault, /* PRS is not used to trigger opamp. */ \
opaPrsSelDefault, /* PRS is not used to trigger opamp. */ \
opaPrsOutDefault, /* Default PRS output setting. */ \
false, /* Bus mastering enabled on APORTX. */ \
false, /* Bus mastering enabled on APORTY. */ \
3, /* 3us settle time with default DrvStr. */ \
0, /* No startup delay. */ \
false, /* Rail-to-rail input enabled. */ \
true, /* Use calibrated inverting offset. */ \
0, /* Opamp offset value (not used). */ \
true, /* Use calibrated non-inverting offset. */ \
0 /* Opamp offset value (not used). */ \
}
opaPrsModeDefault
Definition: em_opamp.h:379
opaOutModeMain
Definition: em_opamp.h:258
opaPrsOutDefault
Definition: em_opamp.h:407
opaResInMuxCenter
Definition: em_opamp.h:370
opaNegSelResTap
Definition: em_opamp.h:161
opaResSelR2eqR1
Definition: em_opamp.h:344
opaPrsSelDefault
Definition: em_opamp.h:390
opaPosSelPosPad
Definition: em_opamp.h:242
opaDrvStrDefault
Definition: em_opamp.h:421

Configuration of OPA0 in two-opamp instrumentation amplifier mode.

Definition at line 1292 of file em_opamp.h.

#define OPA_INIT_INSTR_AMP_OPA1
Value:
{ \
opaNegSelNegPad, /* Neg input from pad. */ \
opaPosSelResTap, /* Input from resistor ladder tap. */ \
opaOutModeMain, /* Main output enabled. */ \
opaResSelR2eqR1, /* R2 = R1 */ \
opaResInMuxCenter, /* OPA0/OPA1 resistor ladders connected. */ \
0, /* No alternate outputs enabled. */ \
opaDrvStrDefault, /* Default opamp operation mode. */ \
false, /* Disable 3x gain setting. */ \
false, /* Use full output drive strength. */ \
false, /* Disable unity-gain bandwidth scaling. */ \
false, /* Opamp triggered by OPAxEN. */ \
opaPrsModeDefault, /* PRS is not used to trigger opamp. */ \
opaPrsSelDefault, /* PRS is not used to trigger opamp. */ \
opaPrsOutDefault, /* Default PRS output setting. */ \
false, /* Bus mastering enabled on APORTX. */ \
false, /* Bus mastering enabled on APORTY. */ \
3, /* 3us settle time with default DrvStr. */ \
0, /* No startup delay. */ \
false, /* Rail-to-rail input enabled. */ \
true, /* Use calibrated inverting offset. */ \
0, /* Opamp offset value (not used). */ \
true, /* Use calibrated non-inverting offset. */ \
0 /* Opamp offset value (not used). */ \
}
opaPrsModeDefault
Definition: em_opamp.h:379
opaOutModeMain
Definition: em_opamp.h:258
opaPrsOutDefault
Definition: em_opamp.h:407
opaResInMuxCenter
Definition: em_opamp.h:370
opaNegSelNegPad
Definition: em_opamp.h:162
opaResSelR2eqR1
Definition: em_opamp.h:344
opaPosSelResTap
Definition: em_opamp.h:244
opaPrsSelDefault
Definition: em_opamp.h:390
opaDrvStrDefault
Definition: em_opamp.h:421

Configuration of OPA1 in two-opamp instrumentation amplifier mode.

Definition at line 1320 of file em_opamp.h.

#define OPA_INIT_INVERTING
Value:
{ \
opaNegSelResTap, /* Neg input from resistor ladder tap. */ \
opaPosSelPosPad, /* Pos input from pad. */ \
opaOutModeMain, /* Main output enabled. */ \
opaResSelR2eqR1, /* R2 = R1 */ \
opaResInMuxNegPad, /* Resistor ladder input from neg pad. */ \
0, /* No alternate outputs enabled. */ \
opaDrvStrDefault, /* Default opamp operation mode. */ \
false, /* Disable 3x gain setting. */ \
false, /* Use full output drive strength. */ \
false, /* Disable unity-gain bandwidth scaling. */ \
false, /* Opamp triggered by OPAxEN. */ \
opaPrsModeDefault, /* PRS is not used to trigger opamp. */ \
opaPrsSelDefault, /* PRS is not used to trigger opamp. */ \
opaPrsOutDefault, /* Default PRS output setting. */ \
false, /* Bus mastering enabled on APORTX. */ \
false, /* Bus mastering enabled on APORTY. */ \
3, /* 3us settle time with default DrvStr. */ \
0, /* No startup delay. */ \
false, /* Rail-to-rail input enabled. */ \
true, /* Use calibrated inverting offset. */ \
0, /* Opamp offset value (not used). */ \
true, /* Use calibrated non-inverting offset. */ \
0 /* Opamp offset value (not used). */ \
}
opaPrsModeDefault
Definition: em_opamp.h:379
opaOutModeMain
Definition: em_opamp.h:258
opaPrsOutDefault
Definition: em_opamp.h:407
opaResInMuxNegPad
Definition: em_opamp.h:366
opaNegSelResTap
Definition: em_opamp.h:161
opaResSelR2eqR1
Definition: em_opamp.h:344
opaPrsSelDefault
Definition: em_opamp.h:390
opaPosSelPosPad
Definition: em_opamp.h:242
opaDrvStrDefault
Definition: em_opamp.h:421

Configuration of OPA in inverting amplifier mode.

Definition at line 956 of file em_opamp.h.

#define OPA_INIT_NON_INVERTING
Value:
{ \
opaNegSelResTap, /* Neg input from resistor ladder tap. */ \
opaPosSelPosPad, /* Pos input from pad. */ \
opaOutModeMain, /* Main output enabled. */ \
opaResSelR2eq0_33R1, /* R2 = 1/3 R1 */ \
opaResInMuxNegPad, /* Resistor ladder input from neg pad. */ \
0, /* No alternate outputs enabled. */ \
opaDrvStrDefault, /* Default opamp operation mode. */ \
false, /* Disable 3x gain setting. */ \
false, /* Use full output drive strength. */ \
false, /* Disable unity-gain bandwidth scaling. */ \
false, /* Opamp triggered by OPAxEN. */ \
opaPrsModeDefault, /* PRS is not used to trigger opamp. */ \
opaPrsSelDefault, /* PRS is not used to trigger opamp. */ \
opaPrsOutDefault, /* Default PRS output setting. */ \
false, /* Bus mastering enabled on APORTX. */ \
false, /* Bus mastering enabled on APORTY. */ \
3, /* 3us settle time with default DrvStr. */ \
0, /* No startup delay. */ \
false, /* Rail-to-rail input enabled. */ \
true, /* Use calibrated inverting offset. */ \
0, /* Opamp offset value (not used). */ \
true, /* Use calibrated non-inverting offset. */ \
0 /* Opamp offset value (not used). */ \
}
opaPrsModeDefault
Definition: em_opamp.h:379
opaOutModeMain
Definition: em_opamp.h:258
opaPrsOutDefault
Definition: em_opamp.h:407
opaResInMuxNegPad
Definition: em_opamp.h:366
opaNegSelResTap
Definition: em_opamp.h:161
opaResSelR2eq0_33R1
Definition: em_opamp.h:343
opaPrsSelDefault
Definition: em_opamp.h:390
opaPosSelPosPad
Definition: em_opamp.h:242
opaDrvStrDefault
Definition: em_opamp.h:421

Configuration of OPA in non-inverting amplifier mode.

Definition at line 928 of file em_opamp.h.

#define OPA_INIT_UNITY_GAIN
Value:
{ \
opaNegSelUnityGain, /* Unity gain. */ \
opaPosSelPosPad, /* Pos input from pad. */ \
opaOutModeMain, /* Main output enabled. */ \
opaResSelDefault, /* Resistor ladder is not used. */ \
opaResInMuxDisable, /* Resistor ladder disabled. */ \
0, /* No alternate outputs enabled. */ \
opaDrvStrDefault, /* Default opamp operation mode. */ \
false, /* Disable 3x gain setting. */ \
false, /* Use full output drive strength. */ \
false, /* Disable unity-gain bandwidth scaling. */ \
false, /* Opamp triggered by OPAxEN. */ \
opaPrsModeDefault, /* PRS is not used to trigger opamp. */ \
opaPrsSelDefault, /* PRS is not used to trigger opamp. */ \
opaPrsOutDefault, /* Default PRS output setting. */ \
false, /* Bus mastering enabled on APORTX. */ \
false, /* Bus mastering enabled on APORTY. */ \
3, /* 3us settle time with default DrvStr. */ \
0, /* No startup delay. */ \
false, /* Rail-to-rail input enabled. */ \
true, /* Use calibrated inverting offset. */ \
0, /* Opamp offset value (not used). */ \
true, /* Use calibrated non-inverting offset. */ \
0 /* Opamp offset value (not used). */ \
}
opaPrsModeDefault
Definition: em_opamp.h:379
opaResSelDefault
Definition: em_opamp.h:342
opaResInMuxDisable
Definition: em_opamp.h:364
opaOutModeMain
Definition: em_opamp.h:258
opaPrsOutDefault
Definition: em_opamp.h:407
opaPrsSelDefault
Definition: em_opamp.h:390
opaPosSelPosPad
Definition: em_opamp.h:242
opaNegSelUnityGain
Definition: em_opamp.h:160
opaDrvStrDefault
Definition: em_opamp.h:421

Configuration of OPA in unity gain voltage follower mode.

Definition at line 900 of file em_opamp.h.

Enumeration Type Documentation

enum OPAMP_DrvStr_Typedef
Enumerator
opaDrvStrDefault 

Default value.

opaDrvStrLowerAccLowStr 

Lower accuracy with low drive stregth.

opaDrvStrLowAccLowStr 

Low accuracy with low drive stregth.

opaDrvStrHighAccHighStr 

High accuracy with high drive stregth.

opaDrvStrHigherAccHighStr 

Higher accuracy with high drive stregth.

Definition at line 419 of file em_opamp.h.

enum OPAMP_NegSel_TypeDef

OPAMP negative terminal input selection values.

Enumerator
opaNegSelAPORT1YCH1 

APORT1YCH1

opaNegSelAPORT1YCH3 

APORT1YCH3

opaNegSelAPORT1YCH5 

APORT1YCH5

opaNegSelAPORT1YCH7 

APORT1YCH7

opaNegSelAPORT1YCH9 

APORT1YCH9

opaNegSelAPORT1YCH11 

APORT1YCH11

opaNegSelAPORT1YCH13 

APORT1YCH13

opaNegSelAPORT1YCH15 

APORT1YCH15

opaNegSelAPORT1YCH17 

APORT1YCH17

opaNegSelAPORT1YCH19 

APORT1YCH19

opaNegSelAPORT1YCH21 

APORT1YCH21

opaNegSelAPORT1YCH23 

APORT1YCH23

opaNegSelAPORT1YCH25 

APORT1YCH25

opaNegSelAPORT1YCH27 

APORT1YCH27

opaNegSelAPORT1YCH29 

APORT1YCH29

opaNegSelAPORT1YCH31 

APORT1YCH31

opaNegSelAPORT2YCH0 

APORT2YCH0

opaNegSelAPORT2YCH2 

APORT2YCH2

opaNegSelAPORT2YCH4 

APORT2YCH4

opaNegSelAPORT2YCH6 

APORT2YCH6

opaNegSelAPORT2YCH8 

APORT2YCH8

opaNegSelAPORT2YCH10 

APORT2YCH10

opaNegSelAPORT2YCH12 

APORT2YCH12

opaNegSelAPORT2YCH14 

APORT2YCH14

opaNegSelAPORT2YCH16 

APORT2YCH16

opaNegSelAPORT2YCH18 

APORT2YCH18

opaNegSelAPORT2YCH20 

APORT2YCH20

opaNegSelAPORT2YCH22 

APORT2YCH22

opaNegSelAPORT2YCH24 

APORT2YCH24

opaNegSelAPORT2YCH26 

APORT2YCH26

opaNegSelAPORT2YCH28 

APORT2YCH28

opaNegSelAPORT2YCH30 

APORT2YCH30

opaNegSelAPORT3YCH1 

APORT3YCH1

opaNegSelAPORT3YCH3 

APORT3YCH3

opaNegSelAPORT3YCH5 

APORT3YCH5

opaNegSelAPORT3YCH7 

APORT3YCH7

opaNegSelAPORT3YCH9 

APORT3YCH9

opaNegSelAPORT3YCH11 

APORT3YCH11

opaNegSelAPORT3YCH13 

APORT3YCH13

opaNegSelAPORT3YCH15 

APORT3YCH15

opaNegSelAPORT3YCH17 

APORT3YCH17

opaNegSelAPORT3YCH19 

APORT3YCH19

opaNegSelAPORT3YCH21 

APORT3YCH21

opaNegSelAPORT3YCH23 

APORT3YCH23

opaNegSelAPORT3YCH25 

APORT3YCH25

opaNegSelAPORT3YCH27 

APORT3YCH27

opaNegSelAPORT3YCH29 

APORT3YCH29

opaNegSelAPORT3YCH31 

APORT3YCH31

opaNegSelAPORT4YCH0 

APORT4YCH0

opaNegSelAPORT4YCH2 

APORT4YCH2

opaNegSelAPORT4YCH4 

APORT4YCH4

opaNegSelAPORT4YCH6 

APORT4YCH6

opaNegSelAPORT4YCH8 

APORT4YCH8

opaNegSelAPORT4YCH10 

APORT4YCH10

opaNegSelAPORT4YCH12 

APORT4YCH12

opaNegSelAPORT4YCH14 

APORT4YCH14

opaNegSelAPORT4YCH16 

APORT4YCH16

opaNegSelAPORT4YCH18 

APORT4YCH18

opaNegSelAPORT4YCH20 

APORT4YCH20

opaNegSelAPORT4YCH22 

APORT4YCH22

opaNegSelAPORT4YCH24 

APORT4YCH24

opaNegSelAPORT4YCH26 

APORT4YCH26

opaNegSelAPORT4YCH28 

APORT4YCH28

opaNegSelAPORT4YCH30 

APORT4YCH30

opaNegSelDisable 

Input disabled.

opaNegSelUnityGain 

Unity gain feedback path.

opaNegSelResTap 

Feedback resistor ladder tap.

opaNegSelNegPad 

Negative pad as input.

Definition at line 87 of file em_opamp.h.

enum OPAMP_OutMode_TypeDef

OPAMP output terminal selection values.

Enumerator
opaOutModeDisable 

OPA output disabled.

opaOutModeMain 

Main output to pin enabled.

opaOutModeAlt 

Alternate output(s) enabled (not OPA2).

opaOutModeAll 

Both main and alternate enabled (not OPA2).

opaOutModeAPORT1YCH1 

APORT output to APORT1YCH1 pin enabled.

opaOutModeAPORT1YCH3 

APORT output to APORT1YCH3 pin enabled.

opaOutModeAPORT1YCH5 

APORT output to APORT1YCH5 pin enabled.

opaOutModeAPORT1YCH7 

APORT output to APORT1YCH7 pin enabled.

opaOutModeAPORT1YCH9 

APORT output to APORT1YCH9 pin enabled.

opaOutModeAPORT1YCH11 

APORT output to APORT1YCH11 pin enabled.

opaOutModeAPORT1YCH13 

APORT output to APORT1YCH13 pin enabled.

opaOutModeAPORT1YCH15 

APORT output to APORT1YCH15 pin enabled.

opaOutModeAPORT1YCH17 

APORT output to APORT1YCH17 pin enabled.

opaOutModeAPORT1YCH19 

APORT output to APORT1YCH19 pin enabled.

opaOutModeAPORT1YCH21 

APORT output to APORT1YCH21 pin enabled.

opaOutModeAPORT1YCH23 

APORT output to APORT1YCH23 pin enabled.

opaOutModeAPORT1YCH25 

APORT output to APORT1YCH25 pin enabled.

opaOutModeAPORT1YCH27 

APORT output to APORT1YCH27 pin enabled.

opaOutModeAPORT1YCH29 

APORT output to APORT1YCH29 pin enabled.

opaOutModeAPORT1YCH31 

APORT output to APORT1YCH31 pin enabled.

opaOutModeAPORT2YCH0 

APORT output to APORT2YCH0 pin enabled.

opaOutModeAPORT2YCH2 

APORT output to APORT2YCH2 pin enabled.

opaOutModeAPORT2YCH4 

APORT output to APORT2YCH4 pin enabled.

opaOutModeAPORT2YCH6 

APORT output to APORT2YCH6 pin enabled.

opaOutModeAPORT2YCH8 

APORT output to APORT2YCH8 pin enabled.

opaOutModeAPORT2YCH10 

APORT output to APORT2YCH10 pin enabled.

opaOutModeAPORT2YCH12 

APORT output to APORT2YCH12 pin enabled.

opaOutModeAPORT2YCH14 

APORT output to APORT2YCH14 pin enabled.

opaOutModeAPORT2YCH16 

APORT output to APORT2YCH16 pin enabled.

opaOutModeAPORT2YCH18 

APORT output to APORT2YCH18 pin enabled.

opaOutModeAPORT2YCH20 

APORT output to APORT2YCH20 pin enabled.

opaOutModeAPORT2YCH22 

APORT output to APORT2YCH22 pin enabled.

opaOutModeAPORT2YCH24 

APORT output to APORT2YCH24 pin enabled.

opaOutModeAPORT2YCH26 

APORT output to APORT2YCH26 pin enabled.

opaOutModeAPORT2YCH28 

APORT output to APORT2YCH28 pin enabled.

opaOutModeAPORT2YCH30 

APORT output to APORT2YCH30 pin enabled.

opaOutModeAPORT3YCH1 

APORT output to APORT3YCH1 pin enabled.

opaOutModeAPORT3YCH3 

APORT output to APORT3YCH3 pin enabled.

opaOutModeAPORT3YCH5 

APORT output to APORT3YCH5 pin enabled.

opaOutModeAPORT3YCH7 

APORT output to APORT3YCH7 pin enabled.

opaOutModeAPORT3YCH9 

APORT output to APORT3YCH9 pin enabled.

opaOutModeAPORT3YCH11 

APORT output to APORT3YCH11 pin enabled.

opaOutModeAPORT3YCH13 

APORT output to APORT3YCH13 pin enabled.

opaOutModeAPORT3YCH15 

APORT output to APORT3YCH15 pin enabled.

opaOutModeAPORT3YCH17 

APORT output to APORT3YCH17 pin enabled.

opaOutModeAPORT3YCH19 

APORT output to APORT3YCH19 pin enabled.

opaOutModeAPORT3YCH21 

APORT output to APORT3YCH21 pin enabled.

opaOutModeAPORT3YCH23 

APORT output to APORT3YCH23 pin enabled.

opaOutModeAPORT3YCH25 

APORT output to APORT3YCH25 pin enabled.

opaOutModeAPORT3YCH27 

APORT output to APORT3YCH27 pin enabled.

opaOutModeAPORT3YCH29 

APORT output to APORT3YCH29 pin enabled.

opaOutModeAPORT3YCH31 

APORT output to APORT3YCH31 pin enabled.

opaOutModeAPORT4YCH0 

APORT output to APORT4YCH0 pin enabled.

opaOutModeAPORT4YCH2 

APORT output to APORT4YCH2 pin enabled.

opaOutModeAPORT4YCH4 

APORT output to APORT4YCH4 pin enabled.

opaOutModeAPORT4YCH6 

APORT output to APORT4YCH6 pin enabled.

opaOutModeAPORT4YCH8 

APORT output to APORT4YCH8 pin enabled.

opaOutModeAPORT4YCH10 

APORT output to APORT4YCH10 pin enabled.

opaOutModeAPORT4YCH12 

APORT output to APORT4YCH12 pin enabled.

opaOutModeAPORT4YCH14 

APORT output to APORT4YCH14 pin enabled.

opaOutModeAPORT4YCH16 

APORT output to APORT4YCH16 pin enabled.

opaOutModeAPORT4YCH18 

APORT output to APORT4YCH18 pin enabled.

opaOutModeAPORT4YCH20 

APORT output to APORT4YCH20 pin enabled.

opaOutModeAPORT4YCH22 

APORT output to APORT4YCH22 pin enabled.

opaOutModeAPORT4YCH24 

APORT output to APORT4YCH24 pin enabled.

opaOutModeAPORT4YCH26 

APORT output to APORT4YCH26 pin enabled.

opaOutModeAPORT4YCH28 

APORT output to APORT4YCH28 pin enabled.

opaOutModeAPORT4YCH30 

APORT output to APORT4YCH30 pin enabled.

Definition at line 249 of file em_opamp.h.

enum OPAMP_OutScale_Typedef
Enumerator
opaOutScaleDefault 

Default OPAM output drive strength.

opaOutScaleFull 

OPAMP uses full output drive strength.

opaOutSacleHalf 

OPAMP uses half output drive strength.

Definition at line 412 of file em_opamp.h.

enum OPAMP_PosSel_TypeDef

OPAMP positive terminal input selection values.

Enumerator
opaPosSelAPORT1XCH0 

APORT1XCH0

opaPosSelAPORT1XCH2 

APORT1XCH2

opaPosSelAPORT1XCH4 

APORT1XCH4

opaPosSelAPORT1XCH6 

APORT1XCH6

opaPosSelAPORT1XCH8 

APORT1XCH8

opaPosSelAPORT1XCH10 

APORT1XCH10

opaPosSelAPORT1XCH12 

APORT1XCH12

opaPosSelAPORT1XCH14 

APORT1XCH14

opaPosSelAPORT1XCH16 

APORT1XCH16

opaPosSelAPORT1XCH18 

APORT1XCH18

opaPosSelAPORT1XCH20 

APORT1XCH20

opaPosSelAPORT1XCH22 

APORT1XCH22

opaPosSelAPORT1XCH24 

APORT1XCH24

opaPosSelAPORT1XCH26 

APORT1XCH26

opaPosSelAPORT1XCH28 

APORT1XCH28

opaPosSelAPORT1XCH30 

APORT1XCH30

opaPosSelAPORT2XCH1 

APORT2XCH1

opaPosSelAPORT2XCH3 

APORT2XCH3

opaPosSelAPORT2XCH5 

APORT2XCH5

opaPosSelAPORT2XCH7 

APORT2XCH7

opaPosSelAPORT2XCH9 

APORT2XCH9

opaPosSelAPORT2XCH11 

APORT2XCH11

opaPosSelAPORT2XCH13 

APORT2XCH13

opaPosSelAPORT2XCH15 

APORT2XCH15

opaPosSelAPORT2XCH17 

APORT2XCH17

opaPosSelAPORT2XCH19 

APORT2XCH19

opaPosSelAPORT2XCH21 

APORT2XCH21

opaPosSelAPORT2XCH23 

APORT2XCH23

opaPosSelAPORT2XCH25 

APORT2XCH25

opaPosSelAPORT2XCH27 

APORT2XCH27

opaPosSelAPORT2XCH29 

APORT2XCH29

opaPosSelAPORT2XCH31 

APORT2XCH31

opaPosSelAPORT3XCH0 

APORT3XCH0

opaPosSelAPORT3XCH2 

APORT3XCH2

opaPosSelAPORT3XCH4 

APORT3XCH4

opaPosSelAPORT3XCH6 

APORT3XCH6

opaPosSelAPORT3XCH8 

APORT3XCH8

opaPosSelAPORT3XCH10 

APORT3XCH10

opaPosSelAPORT3XCH12 

APORT3XCH12

opaPosSelAPORT3XCH14 

APORT3XCH14

opaPosSelAPORT3XCH16 

APORT3XCH16

opaPosSelAPORT3XCH18 

APORT3XCH18

opaPosSelAPORT3XCH20 

APORT3XCH20

opaPosSelAPORT3XCH22 

APORT3XCH22

opaPosSelAPORT3XCH24 

APORT3XCH24

opaPosSelAPORT3XCH26 

APORT3XCH26

opaPosSelAPORT3XCH28 

APORT3XCH28

opaPosSelAPORT3XCH30 

APORT3XCH30

opaPosSelAPORT4XCH1 

APORT4XCH1

opaPosSelAPORT4XCH3 

APORT4XCH3

opaPosSelAPORT4XCH5 

APORT4XCH5

opaPosSelAPORT4XCH7 

APORT4XCH7

opaPosSelAPORT4XCH9 

APORT4XCH9

opaPosSelAPORT4XCH11 

APORT4XCH11

opaPosSelAPORT4XCH13 

APORT4XCH13

opaPosSelAPORT4XCH15 

APORT4XCH15

opaPosSelAPORT4XCH17 

APORT4XCH17

opaPosSelAPORT4XCH19 

APORT4XCH19

opaPosSelAPORT4XCH21 

APORT4XCH21

opaPosSelAPORT4XCH23 

APORT4XCH23

opaPosSelAPORT4XCH25 

APORT4XCH25

opaPosSelAPORT4XCH27 

APORT4XCH27

opaPosSelAPORT4XCH29 

APORT4XCH29

opaPosSelAPORT4XCH31 

APORT4XCH31

opaPosSelDisable 

Input disabled.

opaPosSelDac 

DAC as input (not OPA2).

opaPosSelPosPad 

Positive pad as input.

opaPosSelOpaIn 

Input from OPAx.

opaPosSelResTap 

Feedback resistor ladder tap.

Definition at line 167 of file em_opamp.h.

enum OPAMP_PrsMode_TypeDef
Enumerator
opaPrsModeDefault 

Default value when PRS is not the trigger.

opaPrsModePulsed 

PRS trigger is a pulse that starts the OPAMP warmup sequence. The end of the warmup sequence is controlled by timeout settings in OPAxTIMER.

opaPrsModeTimed 

PRS trigger is a pulse long enough to provide the OPAMP warmup sequence. The end of the warmup sequence is controlled by the edge of the pulse.

Definition at line 377 of file em_opamp.h.

enum OPAMP_PrsOut_TypeDef
Enumerator
opaPrsOutDefault 

Default value.

opaPrsOutWarm 

Warm status available on PRS.

opaPrsOutOutValid 

Outvalid status available on PRS.

Definition at line 405 of file em_opamp.h.

enum OPAMP_PrsSel_TypeDef
Enumerator
opaPrsSelDefault 

Default value when PRS is not the trigger.

opaPrsSelCh0 

PRS channel 0 triggers OPAMP.

opaPrsSelCh1 

PRS channel 1 triggers OPAMP.

opaPrsSelCh2 

PRS channel 2 triggers OPAMP.

opaPrsSelCh3 

PRS channel 3 triggers OPAMP.

opaPrsSelCh4 

PRS channel 4 triggers OPAMP.

opaPrsSelCh5 

PRS channel 5 triggers OPAMP.

opaPrsSelCh6 

PRS channel 6 triggers OPAMP.

opaPrsSelCh7 

PRS channel 7 triggers OPAMP.

opaPrsSelCh8 

PRS channel 8 triggers OPAMP.

opaPrsSelCh9 

PRS channel 9 triggers OPAMP.

opaPrsSelCh10 

PRS channel 10 triggers OPAMP.

opaPrsSelCh11 

PRS channel 11 triggers OPAMP.

Definition at line 388 of file em_opamp.h.

enum OPAMP_ResInMux_TypeDef

OPAMP resistor ladder input selector values.

Enumerator
opaResInMuxDisable 

Resistor ladder disabled.

opaResInMuxOpaIn 

Input from OPAx.

opaResInMuxNegPad 

Input from negative pad.

opaResInMuxPosPad 

Input from positive pad.

opaResInMuxComPad 

Input from negative pad of OPA0. Direct input to support common reference.

opaResInMuxCenter 

OPA0 and OPA1 Resmux connected to form fully differential instrumentation amplifier.

opaResInMuxVss 

Input connected to Vss.

Definition at line 355 of file em_opamp.h.

enum OPAMP_ResSel_TypeDef

OPAMP gain values.

Enumerator
opaResSelDefault 

Default value when resistor ladder is unused.

opaResSelR2eq0_33R1 

R2 = 0.33 * R1

opaResSelR2eqR1 

R2 = R1

opaResSelR1eq1_67R1 

R2 = 1.67 R1

opaResSelR2eq2_2R1 

R2 = 2.2 * R1

opaResSelR2eq3R1 

R2 = 3 * R1

opaResSelR2eq4_33R1 

R2 = 4.33 * R1

opaResSelR2eq7R1 

R2 = 7 * R1

opaResSelR2eq15R1 

R2 = 15 * R1

Definition at line 329 of file em_opamp.h.

enum OPAMP_TypeDef

OPAMP selector values.

Enumerator
OPA0 

Select OPA0.

OPA1 

Select OPA1.

OPA2 

Select OPA2.

Definition at line 79 of file em_opamp.h.

Function Documentation

void OPAMP_Disable ( VDAC_TypeDef *  dac,
OPAMP_TypeDef  opa 
)

Disable an Operational Amplifier.

Parameters
[in]dacPointer to VDAC peripheral register block.
[in]opaSelects an OPA, valid vaules are OPA0, OPA1 and OPA2.

Definition at line 259 of file em_opamp.c.

References OPA0, OPA1, VDAC_CMD_OPA0DIS, VDAC_CMD_OPA1DIS, VDAC_CMD_OPA2DIS, VDAC_STATUS_OPA0ENS, VDAC_STATUS_OPA1ENS, and VDAC_STATUS_OPA2ENS.

Referenced by OPAMP_Enable().

void OPAMP_Enable ( VDAC_TypeDef *  dac,
OPAMP_TypeDef  opa,
const OPAMP_Init_TypeDef *  init 
)

Configure and enable an Operational Amplifier.

Note
The value of the alternate output enable bit mask in the OPAMP_Init_TypeDef structure should consist of one or more of the VDAC_OPA_OUT_ALTOUTPADEN_OUT[output#] flags (defined in <part_name>_vdac.h) OR'ed together.

  • VDAC_OPA_OUT_ALTOUTPADEN_OUT0
  • VDAC_OPA_OUT_ALTOUTPADEN_OUT1
  • VDAC_OPA_OUT_ALTOUTPADEN_OUT2
  • VDAC_OPA_OUT_ALTOUTPADEN_OUT3
  • VDAC_OPA_OUT_ALTOUTPADEN_OUT4
E.g:
init.outPen = VDAC_OPA_OUT_ALTOUTPADEN_OUT0 | VDAC_OPA_OUT_ALTOUTPADEN_OUT4;
Parameters
[in]dacPointer to VDAC peripheral register block.
[in]opaSelects an OPA, valid vaules are OPA0, OPA1 and OPA2.
[in]initPointer to a structure containing OPAMP init information.

Definition at line 372 of file em_opamp.c.

References _VDAC_OPA_CAL_MASK, _VDAC_OPA_CAL_OFFSETN_MASK, _VDAC_OPA_CAL_OFFSETN_SHIFT, _VDAC_OPA_CAL_OFFSETP_MASK, _VDAC_OPA_CAL_OFFSETP_SHIFT, _VDAC_OPA_OUT_ALTOUTPADEN_MASK, _VDAC_OPA_TIMER_SETTLETIME_MASK, _VDAC_OPA_TIMER_SETTLETIME_SHIFT, _VDAC_OPA_TIMER_STARTUPDLY_MASK, _VDAC_OPA_TIMER_STARTUPDLY_SHIFT, _VDAC_OPA_TIMER_WARMUPTIME_SHIFT, OPAMP_Init_TypeDef::aportXMasterDisable, OPAMP_Init_TypeDef::aportYMasterDisable, OPAMP_Init_TypeDef::defaultOffsetN, OPAMP_Init_TypeDef::defaultOffsetP, DEVINFO, OPAMP_Init_TypeDef::drvStr, OPAMP_Init_TypeDef::gain3xEn, OPAMP_Init_TypeDef::halfDrvStr, OPAMP_Init_TypeDef::hcmDisable, OPAMP_Init_TypeDef::negSel, OPAMP_Init_TypeDef::offsetN, OPAMP_Init_TypeDef::offsetP, OPA0, OPA1, OPA2, opaDrvStrHighAccHighStr, opaDrvStrHigherAccHighStr, opaDrvStrLowAccLowStr, opaDrvStrLowerAccLowStr, OPAMP_Disable(), opaNegSelResTap, opaPosSelResTap, OPAMP_Init_TypeDef::outMode, OPAMP_Init_TypeDef::outPen, OPAMP_Init_TypeDef::posSel, OPAMP_Init_TypeDef::prsEn, OPAMP_Init_TypeDef::prsMode, OPAMP_Init_TypeDef::prsOutSel, OPAMP_Init_TypeDef::prsSel, OPAMP_Init_TypeDef::resInMux, OPAMP_Init_TypeDef::resSel, OPAMP_Init_TypeDef::settleTime, OPAMP_Init_TypeDef::startupDly, SYSTEM_GetCalibrationValue(), OPAMP_Init_TypeDef::ugBwScale, VDAC_CMD_OPA0EN, VDAC_CMD_OPA1EN, VDAC_CMD_OPA2EN, VDAC_OPA_CTRL_APORTXMASTERDIS, VDAC_OPA_CTRL_APORTYMASTERDIS, VDAC_OPA_CTRL_HCMDIS, VDAC_OPA_CTRL_INCBW, VDAC_OPA_CTRL_OUTSCALE_FULL, VDAC_OPA_CTRL_OUTSCALE_HALF, VDAC_OPA_CTRL_PRSEN, and VDAC_OPA_MUX_GAIN3X.