EFM32 Zero Gecko Software Documentation  efm32zg-doc-5.1.2
efm32zg_timer.h
Go to the documentation of this file.
1 /**************************************************************************/
32 /**************************************************************************/
36 /**************************************************************************/
41 typedef struct
42 {
43  __IOM uint32_t CTRL;
44  __IOM uint32_t CMD;
45  __IM uint32_t STATUS;
46  __IOM uint32_t IEN;
47  __IM uint32_t IF;
48  __IOM uint32_t IFS;
49  __IOM uint32_t IFC;
50  __IOM uint32_t TOP;
51  __IOM uint32_t TOPB;
52  __IOM uint32_t CNT;
53  __IOM uint32_t ROUTE;
55  uint32_t RESERVED0[1];
57 } TIMER_TypeDef;
59 /**************************************************************************/
64 /* Bit fields for TIMER CTRL */
65 #define _TIMER_CTRL_RESETVALUE 0x00000000UL
66 #define _TIMER_CTRL_MASK 0x3F032FFBUL
67 #define _TIMER_CTRL_MODE_SHIFT 0
68 #define _TIMER_CTRL_MODE_MASK 0x3UL
69 #define _TIMER_CTRL_MODE_DEFAULT 0x00000000UL
70 #define _TIMER_CTRL_MODE_UP 0x00000000UL
71 #define _TIMER_CTRL_MODE_DOWN 0x00000001UL
72 #define _TIMER_CTRL_MODE_UPDOWN 0x00000002UL
73 #define _TIMER_CTRL_MODE_QDEC 0x00000003UL
74 #define TIMER_CTRL_MODE_DEFAULT (_TIMER_CTRL_MODE_DEFAULT << 0)
75 #define TIMER_CTRL_MODE_UP (_TIMER_CTRL_MODE_UP << 0)
76 #define TIMER_CTRL_MODE_DOWN (_TIMER_CTRL_MODE_DOWN << 0)
77 #define TIMER_CTRL_MODE_UPDOWN (_TIMER_CTRL_MODE_UPDOWN << 0)
78 #define TIMER_CTRL_MODE_QDEC (_TIMER_CTRL_MODE_QDEC << 0)
79 #define TIMER_CTRL_SYNC (0x1UL << 3)
80 #define _TIMER_CTRL_SYNC_SHIFT 3
81 #define _TIMER_CTRL_SYNC_MASK 0x8UL
82 #define _TIMER_CTRL_SYNC_DEFAULT 0x00000000UL
83 #define TIMER_CTRL_SYNC_DEFAULT (_TIMER_CTRL_SYNC_DEFAULT << 3)
84 #define TIMER_CTRL_OSMEN (0x1UL << 4)
85 #define _TIMER_CTRL_OSMEN_SHIFT 4
86 #define _TIMER_CTRL_OSMEN_MASK 0x10UL
87 #define _TIMER_CTRL_OSMEN_DEFAULT 0x00000000UL
88 #define TIMER_CTRL_OSMEN_DEFAULT (_TIMER_CTRL_OSMEN_DEFAULT << 4)
89 #define TIMER_CTRL_QDM (0x1UL << 5)
90 #define _TIMER_CTRL_QDM_SHIFT 5
91 #define _TIMER_CTRL_QDM_MASK 0x20UL
92 #define _TIMER_CTRL_QDM_DEFAULT 0x00000000UL
93 #define _TIMER_CTRL_QDM_X2 0x00000000UL
94 #define _TIMER_CTRL_QDM_X4 0x00000001UL
95 #define TIMER_CTRL_QDM_DEFAULT (_TIMER_CTRL_QDM_DEFAULT << 5)
96 #define TIMER_CTRL_QDM_X2 (_TIMER_CTRL_QDM_X2 << 5)
97 #define TIMER_CTRL_QDM_X4 (_TIMER_CTRL_QDM_X4 << 5)
98 #define TIMER_CTRL_DEBUGRUN (0x1UL << 6)
99 #define _TIMER_CTRL_DEBUGRUN_SHIFT 6
100 #define _TIMER_CTRL_DEBUGRUN_MASK 0x40UL
101 #define _TIMER_CTRL_DEBUGRUN_DEFAULT 0x00000000UL
102 #define TIMER_CTRL_DEBUGRUN_DEFAULT (_TIMER_CTRL_DEBUGRUN_DEFAULT << 6)
103 #define TIMER_CTRL_DMACLRACT (0x1UL << 7)
104 #define _TIMER_CTRL_DMACLRACT_SHIFT 7
105 #define _TIMER_CTRL_DMACLRACT_MASK 0x80UL
106 #define _TIMER_CTRL_DMACLRACT_DEFAULT 0x00000000UL
107 #define TIMER_CTRL_DMACLRACT_DEFAULT (_TIMER_CTRL_DMACLRACT_DEFAULT << 7)
108 #define _TIMER_CTRL_RISEA_SHIFT 8
109 #define _TIMER_CTRL_RISEA_MASK 0x300UL
110 #define _TIMER_CTRL_RISEA_DEFAULT 0x00000000UL
111 #define _TIMER_CTRL_RISEA_NONE 0x00000000UL
112 #define _TIMER_CTRL_RISEA_START 0x00000001UL
113 #define _TIMER_CTRL_RISEA_STOP 0x00000002UL
114 #define _TIMER_CTRL_RISEA_RELOADSTART 0x00000003UL
115 #define TIMER_CTRL_RISEA_DEFAULT (_TIMER_CTRL_RISEA_DEFAULT << 8)
116 #define TIMER_CTRL_RISEA_NONE (_TIMER_CTRL_RISEA_NONE << 8)
117 #define TIMER_CTRL_RISEA_START (_TIMER_CTRL_RISEA_START << 8)
118 #define TIMER_CTRL_RISEA_STOP (_TIMER_CTRL_RISEA_STOP << 8)
119 #define TIMER_CTRL_RISEA_RELOADSTART (_TIMER_CTRL_RISEA_RELOADSTART << 8)
120 #define _TIMER_CTRL_FALLA_SHIFT 10
121 #define _TIMER_CTRL_FALLA_MASK 0xC00UL
122 #define _TIMER_CTRL_FALLA_DEFAULT 0x00000000UL
123 #define _TIMER_CTRL_FALLA_NONE 0x00000000UL
124 #define _TIMER_CTRL_FALLA_START 0x00000001UL
125 #define _TIMER_CTRL_FALLA_STOP 0x00000002UL
126 #define _TIMER_CTRL_FALLA_RELOADSTART 0x00000003UL
127 #define TIMER_CTRL_FALLA_DEFAULT (_TIMER_CTRL_FALLA_DEFAULT << 10)
128 #define TIMER_CTRL_FALLA_NONE (_TIMER_CTRL_FALLA_NONE << 10)
129 #define TIMER_CTRL_FALLA_START (_TIMER_CTRL_FALLA_START << 10)
130 #define TIMER_CTRL_FALLA_STOP (_TIMER_CTRL_FALLA_STOP << 10)
131 #define TIMER_CTRL_FALLA_RELOADSTART (_TIMER_CTRL_FALLA_RELOADSTART << 10)
132 #define TIMER_CTRL_X2CNT (0x1UL << 13)
133 #define _TIMER_CTRL_X2CNT_SHIFT 13
134 #define _TIMER_CTRL_X2CNT_MASK 0x2000UL
135 #define _TIMER_CTRL_X2CNT_DEFAULT 0x00000000UL
136 #define TIMER_CTRL_X2CNT_DEFAULT (_TIMER_CTRL_X2CNT_DEFAULT << 13)
137 #define _TIMER_CTRL_CLKSEL_SHIFT 16
138 #define _TIMER_CTRL_CLKSEL_MASK 0x30000UL
139 #define _TIMER_CTRL_CLKSEL_DEFAULT 0x00000000UL
140 #define _TIMER_CTRL_CLKSEL_PRESCHFPERCLK 0x00000000UL
141 #define _TIMER_CTRL_CLKSEL_CC1 0x00000001UL
142 #define _TIMER_CTRL_CLKSEL_TIMEROUF 0x00000002UL
143 #define TIMER_CTRL_CLKSEL_DEFAULT (_TIMER_CTRL_CLKSEL_DEFAULT << 16)
144 #define TIMER_CTRL_CLKSEL_PRESCHFPERCLK (_TIMER_CTRL_CLKSEL_PRESCHFPERCLK << 16)
145 #define TIMER_CTRL_CLKSEL_CC1 (_TIMER_CTRL_CLKSEL_CC1 << 16)
146 #define TIMER_CTRL_CLKSEL_TIMEROUF (_TIMER_CTRL_CLKSEL_TIMEROUF << 16)
147 #define _TIMER_CTRL_PRESC_SHIFT 24
148 #define _TIMER_CTRL_PRESC_MASK 0xF000000UL
149 #define _TIMER_CTRL_PRESC_DEFAULT 0x00000000UL
150 #define _TIMER_CTRL_PRESC_DIV1 0x00000000UL
151 #define _TIMER_CTRL_PRESC_DIV2 0x00000001UL
152 #define _TIMER_CTRL_PRESC_DIV4 0x00000002UL
153 #define _TIMER_CTRL_PRESC_DIV8 0x00000003UL
154 #define _TIMER_CTRL_PRESC_DIV16 0x00000004UL
155 #define _TIMER_CTRL_PRESC_DIV32 0x00000005UL
156 #define _TIMER_CTRL_PRESC_DIV64 0x00000006UL
157 #define _TIMER_CTRL_PRESC_DIV128 0x00000007UL
158 #define _TIMER_CTRL_PRESC_DIV256 0x00000008UL
159 #define _TIMER_CTRL_PRESC_DIV512 0x00000009UL
160 #define _TIMER_CTRL_PRESC_DIV1024 0x0000000AUL
161 #define TIMER_CTRL_PRESC_DEFAULT (_TIMER_CTRL_PRESC_DEFAULT << 24)
162 #define TIMER_CTRL_PRESC_DIV1 (_TIMER_CTRL_PRESC_DIV1 << 24)
163 #define TIMER_CTRL_PRESC_DIV2 (_TIMER_CTRL_PRESC_DIV2 << 24)
164 #define TIMER_CTRL_PRESC_DIV4 (_TIMER_CTRL_PRESC_DIV4 << 24)
165 #define TIMER_CTRL_PRESC_DIV8 (_TIMER_CTRL_PRESC_DIV8 << 24)
166 #define TIMER_CTRL_PRESC_DIV16 (_TIMER_CTRL_PRESC_DIV16 << 24)
167 #define TIMER_CTRL_PRESC_DIV32 (_TIMER_CTRL_PRESC_DIV32 << 24)
168 #define TIMER_CTRL_PRESC_DIV64 (_TIMER_CTRL_PRESC_DIV64 << 24)
169 #define TIMER_CTRL_PRESC_DIV128 (_TIMER_CTRL_PRESC_DIV128 << 24)
170 #define TIMER_CTRL_PRESC_DIV256 (_TIMER_CTRL_PRESC_DIV256 << 24)
171 #define TIMER_CTRL_PRESC_DIV512 (_TIMER_CTRL_PRESC_DIV512 << 24)
172 #define TIMER_CTRL_PRESC_DIV1024 (_TIMER_CTRL_PRESC_DIV1024 << 24)
173 #define TIMER_CTRL_ATI (0x1UL << 28)
174 #define _TIMER_CTRL_ATI_SHIFT 28
175 #define _TIMER_CTRL_ATI_MASK 0x10000000UL
176 #define _TIMER_CTRL_ATI_DEFAULT 0x00000000UL
177 #define TIMER_CTRL_ATI_DEFAULT (_TIMER_CTRL_ATI_DEFAULT << 28)
178 #define TIMER_CTRL_RSSCOIST (0x1UL << 29)
179 #define _TIMER_CTRL_RSSCOIST_SHIFT 29
180 #define _TIMER_CTRL_RSSCOIST_MASK 0x20000000UL
181 #define _TIMER_CTRL_RSSCOIST_DEFAULT 0x00000000UL
182 #define TIMER_CTRL_RSSCOIST_DEFAULT (_TIMER_CTRL_RSSCOIST_DEFAULT << 29)
184 /* Bit fields for TIMER CMD */
185 #define _TIMER_CMD_RESETVALUE 0x00000000UL
186 #define _TIMER_CMD_MASK 0x00000003UL
187 #define TIMER_CMD_START (0x1UL << 0)
188 #define _TIMER_CMD_START_SHIFT 0
189 #define _TIMER_CMD_START_MASK 0x1UL
190 #define _TIMER_CMD_START_DEFAULT 0x00000000UL
191 #define TIMER_CMD_START_DEFAULT (_TIMER_CMD_START_DEFAULT << 0)
192 #define TIMER_CMD_STOP (0x1UL << 1)
193 #define _TIMER_CMD_STOP_SHIFT 1
194 #define _TIMER_CMD_STOP_MASK 0x2UL
195 #define _TIMER_CMD_STOP_DEFAULT 0x00000000UL
196 #define TIMER_CMD_STOP_DEFAULT (_TIMER_CMD_STOP_DEFAULT << 1)
198 /* Bit fields for TIMER STATUS */
199 #define _TIMER_STATUS_RESETVALUE 0x00000000UL
200 #define _TIMER_STATUS_MASK 0x07070707UL
201 #define TIMER_STATUS_RUNNING (0x1UL << 0)
202 #define _TIMER_STATUS_RUNNING_SHIFT 0
203 #define _TIMER_STATUS_RUNNING_MASK 0x1UL
204 #define _TIMER_STATUS_RUNNING_DEFAULT 0x00000000UL
205 #define TIMER_STATUS_RUNNING_DEFAULT (_TIMER_STATUS_RUNNING_DEFAULT << 0)
206 #define TIMER_STATUS_DIR (0x1UL << 1)
207 #define _TIMER_STATUS_DIR_SHIFT 1
208 #define _TIMER_STATUS_DIR_MASK 0x2UL
209 #define _TIMER_STATUS_DIR_DEFAULT 0x00000000UL
210 #define _TIMER_STATUS_DIR_UP 0x00000000UL
211 #define _TIMER_STATUS_DIR_DOWN 0x00000001UL
212 #define TIMER_STATUS_DIR_DEFAULT (_TIMER_STATUS_DIR_DEFAULT << 1)
213 #define TIMER_STATUS_DIR_UP (_TIMER_STATUS_DIR_UP << 1)
214 #define TIMER_STATUS_DIR_DOWN (_TIMER_STATUS_DIR_DOWN << 1)
215 #define TIMER_STATUS_TOPBV (0x1UL << 2)
216 #define _TIMER_STATUS_TOPBV_SHIFT 2
217 #define _TIMER_STATUS_TOPBV_MASK 0x4UL
218 #define _TIMER_STATUS_TOPBV_DEFAULT 0x00000000UL
219 #define TIMER_STATUS_TOPBV_DEFAULT (_TIMER_STATUS_TOPBV_DEFAULT << 2)
220 #define TIMER_STATUS_CCVBV0 (0x1UL << 8)
221 #define _TIMER_STATUS_CCVBV0_SHIFT 8
222 #define _TIMER_STATUS_CCVBV0_MASK 0x100UL
223 #define _TIMER_STATUS_CCVBV0_DEFAULT 0x00000000UL
224 #define TIMER_STATUS_CCVBV0_DEFAULT (_TIMER_STATUS_CCVBV0_DEFAULT << 8)
225 #define TIMER_STATUS_CCVBV1 (0x1UL << 9)
226 #define _TIMER_STATUS_CCVBV1_SHIFT 9
227 #define _TIMER_STATUS_CCVBV1_MASK 0x200UL
228 #define _TIMER_STATUS_CCVBV1_DEFAULT 0x00000000UL
229 #define TIMER_STATUS_CCVBV1_DEFAULT (_TIMER_STATUS_CCVBV1_DEFAULT << 9)
230 #define TIMER_STATUS_CCVBV2 (0x1UL << 10)
231 #define _TIMER_STATUS_CCVBV2_SHIFT 10
232 #define _TIMER_STATUS_CCVBV2_MASK 0x400UL
233 #define _TIMER_STATUS_CCVBV2_DEFAULT 0x00000000UL
234 #define TIMER_STATUS_CCVBV2_DEFAULT (_TIMER_STATUS_CCVBV2_DEFAULT << 10)
235 #define TIMER_STATUS_ICV0 (0x1UL << 16)
236 #define _TIMER_STATUS_ICV0_SHIFT 16
237 #define _TIMER_STATUS_ICV0_MASK 0x10000UL
238 #define _TIMER_STATUS_ICV0_DEFAULT 0x00000000UL
239 #define TIMER_STATUS_ICV0_DEFAULT (_TIMER_STATUS_ICV0_DEFAULT << 16)
240 #define TIMER_STATUS_ICV1 (0x1UL << 17)
241 #define _TIMER_STATUS_ICV1_SHIFT 17
242 #define _TIMER_STATUS_ICV1_MASK 0x20000UL
243 #define _TIMER_STATUS_ICV1_DEFAULT 0x00000000UL
244 #define TIMER_STATUS_ICV1_DEFAULT (_TIMER_STATUS_ICV1_DEFAULT << 17)
245 #define TIMER_STATUS_ICV2 (0x1UL << 18)
246 #define _TIMER_STATUS_ICV2_SHIFT 18
247 #define _TIMER_STATUS_ICV2_MASK 0x40000UL
248 #define _TIMER_STATUS_ICV2_DEFAULT 0x00000000UL
249 #define TIMER_STATUS_ICV2_DEFAULT (_TIMER_STATUS_ICV2_DEFAULT << 18)
250 #define TIMER_STATUS_CCPOL0 (0x1UL << 24)
251 #define _TIMER_STATUS_CCPOL0_SHIFT 24
252 #define _TIMER_STATUS_CCPOL0_MASK 0x1000000UL
253 #define _TIMER_STATUS_CCPOL0_DEFAULT 0x00000000UL
254 #define _TIMER_STATUS_CCPOL0_LOWRISE 0x00000000UL
255 #define _TIMER_STATUS_CCPOL0_HIGHFALL 0x00000001UL
256 #define TIMER_STATUS_CCPOL0_DEFAULT (_TIMER_STATUS_CCPOL0_DEFAULT << 24)
257 #define TIMER_STATUS_CCPOL0_LOWRISE (_TIMER_STATUS_CCPOL0_LOWRISE << 24)
258 #define TIMER_STATUS_CCPOL0_HIGHFALL (_TIMER_STATUS_CCPOL0_HIGHFALL << 24)
259 #define TIMER_STATUS_CCPOL1 (0x1UL << 25)
260 #define _TIMER_STATUS_CCPOL1_SHIFT 25
261 #define _TIMER_STATUS_CCPOL1_MASK 0x2000000UL
262 #define _TIMER_STATUS_CCPOL1_DEFAULT 0x00000000UL
263 #define _TIMER_STATUS_CCPOL1_LOWRISE 0x00000000UL
264 #define _TIMER_STATUS_CCPOL1_HIGHFALL 0x00000001UL
265 #define TIMER_STATUS_CCPOL1_DEFAULT (_TIMER_STATUS_CCPOL1_DEFAULT << 25)
266 #define TIMER_STATUS_CCPOL1_LOWRISE (_TIMER_STATUS_CCPOL1_LOWRISE << 25)
267 #define TIMER_STATUS_CCPOL1_HIGHFALL (_TIMER_STATUS_CCPOL1_HIGHFALL << 25)
268 #define TIMER_STATUS_CCPOL2 (0x1UL << 26)
269 #define _TIMER_STATUS_CCPOL2_SHIFT 26
270 #define _TIMER_STATUS_CCPOL2_MASK 0x4000000UL
271 #define _TIMER_STATUS_CCPOL2_DEFAULT 0x00000000UL
272 #define _TIMER_STATUS_CCPOL2_LOWRISE 0x00000000UL
273 #define _TIMER_STATUS_CCPOL2_HIGHFALL 0x00000001UL
274 #define TIMER_STATUS_CCPOL2_DEFAULT (_TIMER_STATUS_CCPOL2_DEFAULT << 26)
275 #define TIMER_STATUS_CCPOL2_LOWRISE (_TIMER_STATUS_CCPOL2_LOWRISE << 26)
276 #define TIMER_STATUS_CCPOL2_HIGHFALL (_TIMER_STATUS_CCPOL2_HIGHFALL << 26)
278 /* Bit fields for TIMER IEN */
279 #define _TIMER_IEN_RESETVALUE 0x00000000UL
280 #define _TIMER_IEN_MASK 0x00000773UL
281 #define TIMER_IEN_OF (0x1UL << 0)
282 #define _TIMER_IEN_OF_SHIFT 0
283 #define _TIMER_IEN_OF_MASK 0x1UL
284 #define _TIMER_IEN_OF_DEFAULT 0x00000000UL
285 #define TIMER_IEN_OF_DEFAULT (_TIMER_IEN_OF_DEFAULT << 0)
286 #define TIMER_IEN_UF (0x1UL << 1)
287 #define _TIMER_IEN_UF_SHIFT 1
288 #define _TIMER_IEN_UF_MASK 0x2UL
289 #define _TIMER_IEN_UF_DEFAULT 0x00000000UL
290 #define TIMER_IEN_UF_DEFAULT (_TIMER_IEN_UF_DEFAULT << 1)
291 #define TIMER_IEN_CC0 (0x1UL << 4)
292 #define _TIMER_IEN_CC0_SHIFT 4
293 #define _TIMER_IEN_CC0_MASK 0x10UL
294 #define _TIMER_IEN_CC0_DEFAULT 0x00000000UL
295 #define TIMER_IEN_CC0_DEFAULT (_TIMER_IEN_CC0_DEFAULT << 4)
296 #define TIMER_IEN_CC1 (0x1UL << 5)
297 #define _TIMER_IEN_CC1_SHIFT 5
298 #define _TIMER_IEN_CC1_MASK 0x20UL
299 #define _TIMER_IEN_CC1_DEFAULT 0x00000000UL
300 #define TIMER_IEN_CC1_DEFAULT (_TIMER_IEN_CC1_DEFAULT << 5)
301 #define TIMER_IEN_CC2 (0x1UL << 6)
302 #define _TIMER_IEN_CC2_SHIFT 6
303 #define _TIMER_IEN_CC2_MASK 0x40UL
304 #define _TIMER_IEN_CC2_DEFAULT 0x00000000UL
305 #define TIMER_IEN_CC2_DEFAULT (_TIMER_IEN_CC2_DEFAULT << 6)
306 #define TIMER_IEN_ICBOF0 (0x1UL << 8)
307 #define _TIMER_IEN_ICBOF0_SHIFT 8
308 #define _TIMER_IEN_ICBOF0_MASK 0x100UL
309 #define _TIMER_IEN_ICBOF0_DEFAULT 0x00000000UL
310 #define TIMER_IEN_ICBOF0_DEFAULT (_TIMER_IEN_ICBOF0_DEFAULT << 8)
311 #define TIMER_IEN_ICBOF1 (0x1UL << 9)
312 #define _TIMER_IEN_ICBOF1_SHIFT 9
313 #define _TIMER_IEN_ICBOF1_MASK 0x200UL
314 #define _TIMER_IEN_ICBOF1_DEFAULT 0x00000000UL
315 #define TIMER_IEN_ICBOF1_DEFAULT (_TIMER_IEN_ICBOF1_DEFAULT << 9)
316 #define TIMER_IEN_ICBOF2 (0x1UL << 10)
317 #define _TIMER_IEN_ICBOF2_SHIFT 10
318 #define _TIMER_IEN_ICBOF2_MASK 0x400UL
319 #define _TIMER_IEN_ICBOF2_DEFAULT 0x00000000UL
320 #define TIMER_IEN_ICBOF2_DEFAULT (_TIMER_IEN_ICBOF2_DEFAULT << 10)
322 /* Bit fields for TIMER IF */
323 #define _TIMER_IF_RESETVALUE 0x00000000UL
324 #define _TIMER_IF_MASK 0x00000773UL
325 #define TIMER_IF_OF (0x1UL << 0)
326 #define _TIMER_IF_OF_SHIFT 0
327 #define _TIMER_IF_OF_MASK 0x1UL
328 #define _TIMER_IF_OF_DEFAULT 0x00000000UL
329 #define TIMER_IF_OF_DEFAULT (_TIMER_IF_OF_DEFAULT << 0)
330 #define TIMER_IF_UF (0x1UL << 1)
331 #define _TIMER_IF_UF_SHIFT 1
332 #define _TIMER_IF_UF_MASK 0x2UL
333 #define _TIMER_IF_UF_DEFAULT 0x00000000UL
334 #define TIMER_IF_UF_DEFAULT (_TIMER_IF_UF_DEFAULT << 1)
335 #define TIMER_IF_CC0 (0x1UL << 4)
336 #define _TIMER_IF_CC0_SHIFT 4
337 #define _TIMER_IF_CC0_MASK 0x10UL
338 #define _TIMER_IF_CC0_DEFAULT 0x00000000UL
339 #define TIMER_IF_CC0_DEFAULT (_TIMER_IF_CC0_DEFAULT << 4)
340 #define TIMER_IF_CC1 (0x1UL << 5)
341 #define _TIMER_IF_CC1_SHIFT 5
342 #define _TIMER_IF_CC1_MASK 0x20UL
343 #define _TIMER_IF_CC1_DEFAULT 0x00000000UL
344 #define TIMER_IF_CC1_DEFAULT (_TIMER_IF_CC1_DEFAULT << 5)
345 #define TIMER_IF_CC2 (0x1UL << 6)
346 #define _TIMER_IF_CC2_SHIFT 6
347 #define _TIMER_IF_CC2_MASK 0x40UL
348 #define _TIMER_IF_CC2_DEFAULT 0x00000000UL
349 #define TIMER_IF_CC2_DEFAULT (_TIMER_IF_CC2_DEFAULT << 6)
350 #define TIMER_IF_ICBOF0 (0x1UL << 8)
351 #define _TIMER_IF_ICBOF0_SHIFT 8
352 #define _TIMER_IF_ICBOF0_MASK 0x100UL
353 #define _TIMER_IF_ICBOF0_DEFAULT 0x00000000UL
354 #define TIMER_IF_ICBOF0_DEFAULT (_TIMER_IF_ICBOF0_DEFAULT << 8)
355 #define TIMER_IF_ICBOF1 (0x1UL << 9)
356 #define _TIMER_IF_ICBOF1_SHIFT 9
357 #define _TIMER_IF_ICBOF1_MASK 0x200UL
358 #define _TIMER_IF_ICBOF1_DEFAULT 0x00000000UL
359 #define TIMER_IF_ICBOF1_DEFAULT (_TIMER_IF_ICBOF1_DEFAULT << 9)
360 #define TIMER_IF_ICBOF2 (0x1UL << 10)
361 #define _TIMER_IF_ICBOF2_SHIFT 10
362 #define _TIMER_IF_ICBOF2_MASK 0x400UL
363 #define _TIMER_IF_ICBOF2_DEFAULT 0x00000000UL
364 #define TIMER_IF_ICBOF2_DEFAULT (_TIMER_IF_ICBOF2_DEFAULT << 10)
366 /* Bit fields for TIMER IFS */
367 #define _TIMER_IFS_RESETVALUE 0x00000000UL
368 #define _TIMER_IFS_MASK 0x00000773UL
369 #define TIMER_IFS_OF (0x1UL << 0)
370 #define _TIMER_IFS_OF_SHIFT 0
371 #define _TIMER_IFS_OF_MASK 0x1UL
372 #define _TIMER_IFS_OF_DEFAULT 0x00000000UL
373 #define TIMER_IFS_OF_DEFAULT (_TIMER_IFS_OF_DEFAULT << 0)
374 #define TIMER_IFS_UF (0x1UL << 1)
375 #define _TIMER_IFS_UF_SHIFT 1
376 #define _TIMER_IFS_UF_MASK 0x2UL
377 #define _TIMER_IFS_UF_DEFAULT 0x00000000UL
378 #define TIMER_IFS_UF_DEFAULT (_TIMER_IFS_UF_DEFAULT << 1)
379 #define TIMER_IFS_CC0 (0x1UL << 4)
380 #define _TIMER_IFS_CC0_SHIFT 4
381 #define _TIMER_IFS_CC0_MASK 0x10UL
382 #define _TIMER_IFS_CC0_DEFAULT 0x00000000UL
383 #define TIMER_IFS_CC0_DEFAULT (_TIMER_IFS_CC0_DEFAULT << 4)
384 #define TIMER_IFS_CC1 (0x1UL << 5)
385 #define _TIMER_IFS_CC1_SHIFT 5
386 #define _TIMER_IFS_CC1_MASK 0x20UL
387 #define _TIMER_IFS_CC1_DEFAULT 0x00000000UL
388 #define TIMER_IFS_CC1_DEFAULT (_TIMER_IFS_CC1_DEFAULT << 5)
389 #define TIMER_IFS_CC2 (0x1UL << 6)
390 #define _TIMER_IFS_CC2_SHIFT 6
391 #define _TIMER_IFS_CC2_MASK 0x40UL
392 #define _TIMER_IFS_CC2_DEFAULT 0x00000000UL
393 #define TIMER_IFS_CC2_DEFAULT (_TIMER_IFS_CC2_DEFAULT << 6)
394 #define TIMER_IFS_ICBOF0 (0x1UL << 8)
395 #define _TIMER_IFS_ICBOF0_SHIFT 8
396 #define _TIMER_IFS_ICBOF0_MASK 0x100UL
397 #define _TIMER_IFS_ICBOF0_DEFAULT 0x00000000UL
398 #define TIMER_IFS_ICBOF0_DEFAULT (_TIMER_IFS_ICBOF0_DEFAULT << 8)
399 #define TIMER_IFS_ICBOF1 (0x1UL << 9)
400 #define _TIMER_IFS_ICBOF1_SHIFT 9
401 #define _TIMER_IFS_ICBOF1_MASK 0x200UL
402 #define _TIMER_IFS_ICBOF1_DEFAULT 0x00000000UL
403 #define TIMER_IFS_ICBOF1_DEFAULT (_TIMER_IFS_ICBOF1_DEFAULT << 9)
404 #define TIMER_IFS_ICBOF2 (0x1UL << 10)
405 #define _TIMER_IFS_ICBOF2_SHIFT 10
406 #define _TIMER_IFS_ICBOF2_MASK 0x400UL
407 #define _TIMER_IFS_ICBOF2_DEFAULT 0x00000000UL
408 #define TIMER_IFS_ICBOF2_DEFAULT (_TIMER_IFS_ICBOF2_DEFAULT << 10)
410 /* Bit fields for TIMER IFC */
411 #define _TIMER_IFC_RESETVALUE 0x00000000UL
412 #define _TIMER_IFC_MASK 0x00000773UL
413 #define TIMER_IFC_OF (0x1UL << 0)
414 #define _TIMER_IFC_OF_SHIFT 0
415 #define _TIMER_IFC_OF_MASK 0x1UL
416 #define _TIMER_IFC_OF_DEFAULT 0x00000000UL
417 #define TIMER_IFC_OF_DEFAULT (_TIMER_IFC_OF_DEFAULT << 0)
418 #define TIMER_IFC_UF (0x1UL << 1)
419 #define _TIMER_IFC_UF_SHIFT 1
420 #define _TIMER_IFC_UF_MASK 0x2UL
421 #define _TIMER_IFC_UF_DEFAULT 0x00000000UL
422 #define TIMER_IFC_UF_DEFAULT (_TIMER_IFC_UF_DEFAULT << 1)
423 #define TIMER_IFC_CC0 (0x1UL << 4)
424 #define _TIMER_IFC_CC0_SHIFT 4
425 #define _TIMER_IFC_CC0_MASK 0x10UL
426 #define _TIMER_IFC_CC0_DEFAULT 0x00000000UL
427 #define TIMER_IFC_CC0_DEFAULT (_TIMER_IFC_CC0_DEFAULT << 4)
428 #define TIMER_IFC_CC1 (0x1UL << 5)
429 #define _TIMER_IFC_CC1_SHIFT 5
430 #define _TIMER_IFC_CC1_MASK 0x20UL
431 #define _TIMER_IFC_CC1_DEFAULT 0x00000000UL
432 #define TIMER_IFC_CC1_DEFAULT (_TIMER_IFC_CC1_DEFAULT << 5)
433 #define TIMER_IFC_CC2 (0x1UL << 6)
434 #define _TIMER_IFC_CC2_SHIFT 6
435 #define _TIMER_IFC_CC2_MASK 0x40UL
436 #define _TIMER_IFC_CC2_DEFAULT 0x00000000UL
437 #define TIMER_IFC_CC2_DEFAULT (_TIMER_IFC_CC2_DEFAULT << 6)
438 #define TIMER_IFC_ICBOF0 (0x1UL << 8)
439 #define _TIMER_IFC_ICBOF0_SHIFT 8
440 #define _TIMER_IFC_ICBOF0_MASK 0x100UL
441 #define _TIMER_IFC_ICBOF0_DEFAULT 0x00000000UL
442 #define TIMER_IFC_ICBOF0_DEFAULT (_TIMER_IFC_ICBOF0_DEFAULT << 8)
443 #define TIMER_IFC_ICBOF1 (0x1UL << 9)
444 #define _TIMER_IFC_ICBOF1_SHIFT 9
445 #define _TIMER_IFC_ICBOF1_MASK 0x200UL
446 #define _TIMER_IFC_ICBOF1_DEFAULT 0x00000000UL
447 #define TIMER_IFC_ICBOF1_DEFAULT (_TIMER_IFC_ICBOF1_DEFAULT << 9)
448 #define TIMER_IFC_ICBOF2 (0x1UL << 10)
449 #define _TIMER_IFC_ICBOF2_SHIFT 10
450 #define _TIMER_IFC_ICBOF2_MASK 0x400UL
451 #define _TIMER_IFC_ICBOF2_DEFAULT 0x00000000UL
452 #define TIMER_IFC_ICBOF2_DEFAULT (_TIMER_IFC_ICBOF2_DEFAULT << 10)
454 /* Bit fields for TIMER TOP */
455 #define _TIMER_TOP_RESETVALUE 0x0000FFFFUL
456 #define _TIMER_TOP_MASK 0x0000FFFFUL
457 #define _TIMER_TOP_TOP_SHIFT 0
458 #define _TIMER_TOP_TOP_MASK 0xFFFFUL
459 #define _TIMER_TOP_TOP_DEFAULT 0x0000FFFFUL
460 #define TIMER_TOP_TOP_DEFAULT (_TIMER_TOP_TOP_DEFAULT << 0)
462 /* Bit fields for TIMER TOPB */
463 #define _TIMER_TOPB_RESETVALUE 0x00000000UL
464 #define _TIMER_TOPB_MASK 0x0000FFFFUL
465 #define _TIMER_TOPB_TOPB_SHIFT 0
466 #define _TIMER_TOPB_TOPB_MASK 0xFFFFUL
467 #define _TIMER_TOPB_TOPB_DEFAULT 0x00000000UL
468 #define TIMER_TOPB_TOPB_DEFAULT (_TIMER_TOPB_TOPB_DEFAULT << 0)
470 /* Bit fields for TIMER CNT */
471 #define _TIMER_CNT_RESETVALUE 0x00000000UL
472 #define _TIMER_CNT_MASK 0x0000FFFFUL
473 #define _TIMER_CNT_CNT_SHIFT 0
474 #define _TIMER_CNT_CNT_MASK 0xFFFFUL
475 #define _TIMER_CNT_CNT_DEFAULT 0x00000000UL
476 #define TIMER_CNT_CNT_DEFAULT (_TIMER_CNT_CNT_DEFAULT << 0)
478 /* Bit fields for TIMER ROUTE */
479 #define _TIMER_ROUTE_RESETVALUE 0x00000000UL
480 #define _TIMER_ROUTE_MASK 0x00070007UL
481 #define TIMER_ROUTE_CC0PEN (0x1UL << 0)
482 #define _TIMER_ROUTE_CC0PEN_SHIFT 0
483 #define _TIMER_ROUTE_CC0PEN_MASK 0x1UL
484 #define _TIMER_ROUTE_CC0PEN_DEFAULT 0x00000000UL
485 #define TIMER_ROUTE_CC0PEN_DEFAULT (_TIMER_ROUTE_CC0PEN_DEFAULT << 0)
486 #define TIMER_ROUTE_CC1PEN (0x1UL << 1)
487 #define _TIMER_ROUTE_CC1PEN_SHIFT 1
488 #define _TIMER_ROUTE_CC1PEN_MASK 0x2UL
489 #define _TIMER_ROUTE_CC1PEN_DEFAULT 0x00000000UL
490 #define TIMER_ROUTE_CC1PEN_DEFAULT (_TIMER_ROUTE_CC1PEN_DEFAULT << 1)
491 #define TIMER_ROUTE_CC2PEN (0x1UL << 2)
492 #define _TIMER_ROUTE_CC2PEN_SHIFT 2
493 #define _TIMER_ROUTE_CC2PEN_MASK 0x4UL
494 #define _TIMER_ROUTE_CC2PEN_DEFAULT 0x00000000UL
495 #define TIMER_ROUTE_CC2PEN_DEFAULT (_TIMER_ROUTE_CC2PEN_DEFAULT << 2)
496 #define _TIMER_ROUTE_LOCATION_SHIFT 16
497 #define _TIMER_ROUTE_LOCATION_MASK 0x70000UL
498 #define _TIMER_ROUTE_LOCATION_LOC0 0x00000000UL
499 #define _TIMER_ROUTE_LOCATION_DEFAULT 0x00000000UL
500 #define _TIMER_ROUTE_LOCATION_LOC1 0x00000001UL
501 #define _TIMER_ROUTE_LOCATION_LOC2 0x00000002UL
502 #define _TIMER_ROUTE_LOCATION_LOC3 0x00000003UL
503 #define _TIMER_ROUTE_LOCATION_LOC4 0x00000004UL
504 #define _TIMER_ROUTE_LOCATION_LOC5 0x00000005UL
505 #define TIMER_ROUTE_LOCATION_LOC0 (_TIMER_ROUTE_LOCATION_LOC0 << 16)
506 #define TIMER_ROUTE_LOCATION_DEFAULT (_TIMER_ROUTE_LOCATION_DEFAULT << 16)
507 #define TIMER_ROUTE_LOCATION_LOC1 (_TIMER_ROUTE_LOCATION_LOC1 << 16)
508 #define TIMER_ROUTE_LOCATION_LOC2 (_TIMER_ROUTE_LOCATION_LOC2 << 16)
509 #define TIMER_ROUTE_LOCATION_LOC3 (_TIMER_ROUTE_LOCATION_LOC3 << 16)
510 #define TIMER_ROUTE_LOCATION_LOC4 (_TIMER_ROUTE_LOCATION_LOC4 << 16)
511 #define TIMER_ROUTE_LOCATION_LOC5 (_TIMER_ROUTE_LOCATION_LOC5 << 16)
513 /* Bit fields for TIMER CC_CTRL */
514 #define _TIMER_CC_CTRL_RESETVALUE 0x00000000UL
515 #define _TIMER_CC_CTRL_MASK 0x1F333F17UL
516 #define _TIMER_CC_CTRL_MODE_SHIFT 0
517 #define _TIMER_CC_CTRL_MODE_MASK 0x3UL
518 #define _TIMER_CC_CTRL_MODE_DEFAULT 0x00000000UL
519 #define _TIMER_CC_CTRL_MODE_OFF 0x00000000UL
520 #define _TIMER_CC_CTRL_MODE_INPUTCAPTURE 0x00000001UL
521 #define _TIMER_CC_CTRL_MODE_OUTPUTCOMPARE 0x00000002UL
522 #define _TIMER_CC_CTRL_MODE_PWM 0x00000003UL
523 #define TIMER_CC_CTRL_MODE_DEFAULT (_TIMER_CC_CTRL_MODE_DEFAULT << 0)
524 #define TIMER_CC_CTRL_MODE_OFF (_TIMER_CC_CTRL_MODE_OFF << 0)
525 #define TIMER_CC_CTRL_MODE_INPUTCAPTURE (_TIMER_CC_CTRL_MODE_INPUTCAPTURE << 0)
526 #define TIMER_CC_CTRL_MODE_OUTPUTCOMPARE (_TIMER_CC_CTRL_MODE_OUTPUTCOMPARE << 0)
527 #define TIMER_CC_CTRL_MODE_PWM (_TIMER_CC_CTRL_MODE_PWM << 0)
528 #define TIMER_CC_CTRL_OUTINV (0x1UL << 2)
529 #define _TIMER_CC_CTRL_OUTINV_SHIFT 2
530 #define _TIMER_CC_CTRL_OUTINV_MASK 0x4UL
531 #define _TIMER_CC_CTRL_OUTINV_DEFAULT 0x00000000UL
532 #define TIMER_CC_CTRL_OUTINV_DEFAULT (_TIMER_CC_CTRL_OUTINV_DEFAULT << 2)
533 #define TIMER_CC_CTRL_COIST (0x1UL << 4)
534 #define _TIMER_CC_CTRL_COIST_SHIFT 4
535 #define _TIMER_CC_CTRL_COIST_MASK 0x10UL
536 #define _TIMER_CC_CTRL_COIST_DEFAULT 0x00000000UL
537 #define TIMER_CC_CTRL_COIST_DEFAULT (_TIMER_CC_CTRL_COIST_DEFAULT << 4)
538 #define _TIMER_CC_CTRL_CMOA_SHIFT 8
539 #define _TIMER_CC_CTRL_CMOA_MASK 0x300UL
540 #define _TIMER_CC_CTRL_CMOA_DEFAULT 0x00000000UL
541 #define _TIMER_CC_CTRL_CMOA_NONE 0x00000000UL
542 #define _TIMER_CC_CTRL_CMOA_TOGGLE 0x00000001UL
543 #define _TIMER_CC_CTRL_CMOA_CLEAR 0x00000002UL
544 #define _TIMER_CC_CTRL_CMOA_SET 0x00000003UL
545 #define TIMER_CC_CTRL_CMOA_DEFAULT (_TIMER_CC_CTRL_CMOA_DEFAULT << 8)
546 #define TIMER_CC_CTRL_CMOA_NONE (_TIMER_CC_CTRL_CMOA_NONE << 8)
547 #define TIMER_CC_CTRL_CMOA_TOGGLE (_TIMER_CC_CTRL_CMOA_TOGGLE << 8)
548 #define TIMER_CC_CTRL_CMOA_CLEAR (_TIMER_CC_CTRL_CMOA_CLEAR << 8)
549 #define TIMER_CC_CTRL_CMOA_SET (_TIMER_CC_CTRL_CMOA_SET << 8)
550 #define _TIMER_CC_CTRL_COFOA_SHIFT 10
551 #define _TIMER_CC_CTRL_COFOA_MASK 0xC00UL
552 #define _TIMER_CC_CTRL_COFOA_DEFAULT 0x00000000UL
553 #define _TIMER_CC_CTRL_COFOA_NONE 0x00000000UL
554 #define _TIMER_CC_CTRL_COFOA_TOGGLE 0x00000001UL
555 #define _TIMER_CC_CTRL_COFOA_CLEAR 0x00000002UL
556 #define _TIMER_CC_CTRL_COFOA_SET 0x00000003UL
557 #define TIMER_CC_CTRL_COFOA_DEFAULT (_TIMER_CC_CTRL_COFOA_DEFAULT << 10)
558 #define TIMER_CC_CTRL_COFOA_NONE (_TIMER_CC_CTRL_COFOA_NONE << 10)
559 #define TIMER_CC_CTRL_COFOA_TOGGLE (_TIMER_CC_CTRL_COFOA_TOGGLE << 10)
560 #define TIMER_CC_CTRL_COFOA_CLEAR (_TIMER_CC_CTRL_COFOA_CLEAR << 10)
561 #define TIMER_CC_CTRL_COFOA_SET (_TIMER_CC_CTRL_COFOA_SET << 10)
562 #define _TIMER_CC_CTRL_CUFOA_SHIFT 12
563 #define _TIMER_CC_CTRL_CUFOA_MASK 0x3000UL
564 #define _TIMER_CC_CTRL_CUFOA_DEFAULT 0x00000000UL
565 #define _TIMER_CC_CTRL_CUFOA_NONE 0x00000000UL
566 #define _TIMER_CC_CTRL_CUFOA_TOGGLE 0x00000001UL
567 #define _TIMER_CC_CTRL_CUFOA_CLEAR 0x00000002UL
568 #define _TIMER_CC_CTRL_CUFOA_SET 0x00000003UL
569 #define TIMER_CC_CTRL_CUFOA_DEFAULT (_TIMER_CC_CTRL_CUFOA_DEFAULT << 12)
570 #define TIMER_CC_CTRL_CUFOA_NONE (_TIMER_CC_CTRL_CUFOA_NONE << 12)
571 #define TIMER_CC_CTRL_CUFOA_TOGGLE (_TIMER_CC_CTRL_CUFOA_TOGGLE << 12)
572 #define TIMER_CC_CTRL_CUFOA_CLEAR (_TIMER_CC_CTRL_CUFOA_CLEAR << 12)
573 #define TIMER_CC_CTRL_CUFOA_SET (_TIMER_CC_CTRL_CUFOA_SET << 12)
574 #define _TIMER_CC_CTRL_PRSSEL_SHIFT 16
575 #define _TIMER_CC_CTRL_PRSSEL_MASK 0x30000UL
576 #define _TIMER_CC_CTRL_PRSSEL_DEFAULT 0x00000000UL
577 #define _TIMER_CC_CTRL_PRSSEL_PRSCH0 0x00000000UL
578 #define _TIMER_CC_CTRL_PRSSEL_PRSCH1 0x00000001UL
579 #define _TIMER_CC_CTRL_PRSSEL_PRSCH2 0x00000002UL
580 #define _TIMER_CC_CTRL_PRSSEL_PRSCH3 0x00000003UL
581 #define TIMER_CC_CTRL_PRSSEL_DEFAULT (_TIMER_CC_CTRL_PRSSEL_DEFAULT << 16)
582 #define TIMER_CC_CTRL_PRSSEL_PRSCH0 (_TIMER_CC_CTRL_PRSSEL_PRSCH0 << 16)
583 #define TIMER_CC_CTRL_PRSSEL_PRSCH1 (_TIMER_CC_CTRL_PRSSEL_PRSCH1 << 16)
584 #define TIMER_CC_CTRL_PRSSEL_PRSCH2 (_TIMER_CC_CTRL_PRSSEL_PRSCH2 << 16)
585 #define TIMER_CC_CTRL_PRSSEL_PRSCH3 (_TIMER_CC_CTRL_PRSSEL_PRSCH3 << 16)
586 #define TIMER_CC_CTRL_INSEL (0x1UL << 20)
587 #define _TIMER_CC_CTRL_INSEL_SHIFT 20
588 #define _TIMER_CC_CTRL_INSEL_MASK 0x100000UL
589 #define _TIMER_CC_CTRL_INSEL_DEFAULT 0x00000000UL
590 #define _TIMER_CC_CTRL_INSEL_PIN 0x00000000UL
591 #define _TIMER_CC_CTRL_INSEL_PRS 0x00000001UL
592 #define TIMER_CC_CTRL_INSEL_DEFAULT (_TIMER_CC_CTRL_INSEL_DEFAULT << 20)
593 #define TIMER_CC_CTRL_INSEL_PIN (_TIMER_CC_CTRL_INSEL_PIN << 20)
594 #define TIMER_CC_CTRL_INSEL_PRS (_TIMER_CC_CTRL_INSEL_PRS << 20)
595 #define TIMER_CC_CTRL_FILT (0x1UL << 21)
596 #define _TIMER_CC_CTRL_FILT_SHIFT 21
597 #define _TIMER_CC_CTRL_FILT_MASK 0x200000UL
598 #define _TIMER_CC_CTRL_FILT_DEFAULT 0x00000000UL
599 #define _TIMER_CC_CTRL_FILT_DISABLE 0x00000000UL
600 #define _TIMER_CC_CTRL_FILT_ENABLE 0x00000001UL
601 #define TIMER_CC_CTRL_FILT_DEFAULT (_TIMER_CC_CTRL_FILT_DEFAULT << 21)
602 #define TIMER_CC_CTRL_FILT_DISABLE (_TIMER_CC_CTRL_FILT_DISABLE << 21)
603 #define TIMER_CC_CTRL_FILT_ENABLE (_TIMER_CC_CTRL_FILT_ENABLE << 21)
604 #define _TIMER_CC_CTRL_ICEDGE_SHIFT 24
605 #define _TIMER_CC_CTRL_ICEDGE_MASK 0x3000000UL
606 #define _TIMER_CC_CTRL_ICEDGE_DEFAULT 0x00000000UL
607 #define _TIMER_CC_CTRL_ICEDGE_RISING 0x00000000UL
608 #define _TIMER_CC_CTRL_ICEDGE_FALLING 0x00000001UL
609 #define _TIMER_CC_CTRL_ICEDGE_BOTH 0x00000002UL
610 #define _TIMER_CC_CTRL_ICEDGE_NONE 0x00000003UL
611 #define TIMER_CC_CTRL_ICEDGE_DEFAULT (_TIMER_CC_CTRL_ICEDGE_DEFAULT << 24)
612 #define TIMER_CC_CTRL_ICEDGE_RISING (_TIMER_CC_CTRL_ICEDGE_RISING << 24)
613 #define TIMER_CC_CTRL_ICEDGE_FALLING (_TIMER_CC_CTRL_ICEDGE_FALLING << 24)
614 #define TIMER_CC_CTRL_ICEDGE_BOTH (_TIMER_CC_CTRL_ICEDGE_BOTH << 24)
615 #define TIMER_CC_CTRL_ICEDGE_NONE (_TIMER_CC_CTRL_ICEDGE_NONE << 24)
616 #define _TIMER_CC_CTRL_ICEVCTRL_SHIFT 26
617 #define _TIMER_CC_CTRL_ICEVCTRL_MASK 0xC000000UL
618 #define _TIMER_CC_CTRL_ICEVCTRL_DEFAULT 0x00000000UL
619 #define _TIMER_CC_CTRL_ICEVCTRL_EVERYEDGE 0x00000000UL
620 #define _TIMER_CC_CTRL_ICEVCTRL_EVERYSECONDEDGE 0x00000001UL
621 #define _TIMER_CC_CTRL_ICEVCTRL_RISING 0x00000002UL
622 #define _TIMER_CC_CTRL_ICEVCTRL_FALLING 0x00000003UL
623 #define TIMER_CC_CTRL_ICEVCTRL_DEFAULT (_TIMER_CC_CTRL_ICEVCTRL_DEFAULT << 26)
624 #define TIMER_CC_CTRL_ICEVCTRL_EVERYEDGE (_TIMER_CC_CTRL_ICEVCTRL_EVERYEDGE << 26)
625 #define TIMER_CC_CTRL_ICEVCTRL_EVERYSECONDEDGE (_TIMER_CC_CTRL_ICEVCTRL_EVERYSECONDEDGE << 26)
626 #define TIMER_CC_CTRL_ICEVCTRL_RISING (_TIMER_CC_CTRL_ICEVCTRL_RISING << 26)
627 #define TIMER_CC_CTRL_ICEVCTRL_FALLING (_TIMER_CC_CTRL_ICEVCTRL_FALLING << 26)
628 #define TIMER_CC_CTRL_PRSCONF (0x1UL << 28)
629 #define _TIMER_CC_CTRL_PRSCONF_SHIFT 28
630 #define _TIMER_CC_CTRL_PRSCONF_MASK 0x10000000UL
631 #define _TIMER_CC_CTRL_PRSCONF_DEFAULT 0x00000000UL
632 #define _TIMER_CC_CTRL_PRSCONF_PULSE 0x00000000UL
633 #define _TIMER_CC_CTRL_PRSCONF_LEVEL 0x00000001UL
634 #define TIMER_CC_CTRL_PRSCONF_DEFAULT (_TIMER_CC_CTRL_PRSCONF_DEFAULT << 28)
635 #define TIMER_CC_CTRL_PRSCONF_PULSE (_TIMER_CC_CTRL_PRSCONF_PULSE << 28)
636 #define TIMER_CC_CTRL_PRSCONF_LEVEL (_TIMER_CC_CTRL_PRSCONF_LEVEL << 28)
638 /* Bit fields for TIMER CC_CCV */
639 #define _TIMER_CC_CCV_RESETVALUE 0x00000000UL
640 #define _TIMER_CC_CCV_MASK 0x0000FFFFUL
641 #define _TIMER_CC_CCV_CCV_SHIFT 0
642 #define _TIMER_CC_CCV_CCV_MASK 0xFFFFUL
643 #define _TIMER_CC_CCV_CCV_DEFAULT 0x00000000UL
644 #define TIMER_CC_CCV_CCV_DEFAULT (_TIMER_CC_CCV_CCV_DEFAULT << 0)
646 /* Bit fields for TIMER CC_CCVP */
647 #define _TIMER_CC_CCVP_RESETVALUE 0x00000000UL
648 #define _TIMER_CC_CCVP_MASK 0x0000FFFFUL
649 #define _TIMER_CC_CCVP_CCVP_SHIFT 0
650 #define _TIMER_CC_CCVP_CCVP_MASK 0xFFFFUL
651 #define _TIMER_CC_CCVP_CCVP_DEFAULT 0x00000000UL
652 #define TIMER_CC_CCVP_CCVP_DEFAULT (_TIMER_CC_CCVP_CCVP_DEFAULT << 0)
654 /* Bit fields for TIMER CC_CCVB */
655 #define _TIMER_CC_CCVB_RESETVALUE 0x00000000UL
656 #define _TIMER_CC_CCVB_MASK 0x0000FFFFUL
657 #define _TIMER_CC_CCVB_CCVB_SHIFT 0
658 #define _TIMER_CC_CCVB_CCVB_MASK 0xFFFFUL
659 #define _TIMER_CC_CCVB_CCVB_DEFAULT 0x00000000UL
660 #define TIMER_CC_CCVB_CCVB_DEFAULT (_TIMER_CC_CCVB_CCVB_DEFAULT << 0)
__IM uint32_t STATUS
Definition: efm32zg_timer.h:45
__IOM uint32_t TOP
Definition: efm32zg_timer.h:50
__IM uint32_t IF
Definition: efm32zg_timer.h:47
TIMER_CC EFM32ZG TIMER CC.
__IOM uint32_t TOPB
Definition: efm32zg_timer.h:51
__IOM uint32_t IFC
Definition: efm32zg_timer.h:49
__IOM uint32_t CNT
Definition: efm32zg_timer.h:52
__IOM uint32_t ROUTE
Definition: efm32zg_timer.h:53
__IOM uint32_t CMD
Definition: efm32zg_timer.h:44
__IOM uint32_t IFS
Definition: efm32zg_timer.h:48
__IOM uint32_t CTRL
Definition: efm32zg_timer.h:43
__IOM uint32_t IEN
Definition: efm32zg_timer.h:46