EFM32 Tiny Gecko Software Documentation
efm32tg-doc-5.1.2
Main Page
Modules
Files
Documentation Home
silabs.com
File List
efm32tg_prs.h
Go to the documentation of this file.
1
/**************************************************************************/
32
/**************************************************************************/
36
/**************************************************************************/
41
typedef
struct
42
{
43
__IOM uint32_t
SWPULSE
;
44
__IOM uint32_t
SWLEVEL
;
45
__IOM uint32_t
ROUTE
;
47
uint32_t RESERVED0[1];
48
PRS_CH_TypeDef
CH[8];
49
}
PRS_TypeDef
;
51
/**************************************************************************/
56
/* Bit fields for PRS SWPULSE */
57
#define _PRS_SWPULSE_RESETVALUE 0x00000000UL
58
#define _PRS_SWPULSE_MASK 0x000000FFUL
59
#define PRS_SWPULSE_CH0PULSE (0x1UL << 0)
60
#define _PRS_SWPULSE_CH0PULSE_SHIFT 0
61
#define _PRS_SWPULSE_CH0PULSE_MASK 0x1UL
62
#define _PRS_SWPULSE_CH0PULSE_DEFAULT 0x00000000UL
63
#define PRS_SWPULSE_CH0PULSE_DEFAULT (_PRS_SWPULSE_CH0PULSE_DEFAULT << 0)
64
#define PRS_SWPULSE_CH1PULSE (0x1UL << 1)
65
#define _PRS_SWPULSE_CH1PULSE_SHIFT 1
66
#define _PRS_SWPULSE_CH1PULSE_MASK 0x2UL
67
#define _PRS_SWPULSE_CH1PULSE_DEFAULT 0x00000000UL
68
#define PRS_SWPULSE_CH1PULSE_DEFAULT (_PRS_SWPULSE_CH1PULSE_DEFAULT << 1)
69
#define PRS_SWPULSE_CH2PULSE (0x1UL << 2)
70
#define _PRS_SWPULSE_CH2PULSE_SHIFT 2
71
#define _PRS_SWPULSE_CH2PULSE_MASK 0x4UL
72
#define _PRS_SWPULSE_CH2PULSE_DEFAULT 0x00000000UL
73
#define PRS_SWPULSE_CH2PULSE_DEFAULT (_PRS_SWPULSE_CH2PULSE_DEFAULT << 2)
74
#define PRS_SWPULSE_CH3PULSE (0x1UL << 3)
75
#define _PRS_SWPULSE_CH3PULSE_SHIFT 3
76
#define _PRS_SWPULSE_CH3PULSE_MASK 0x8UL
77
#define _PRS_SWPULSE_CH3PULSE_DEFAULT 0x00000000UL
78
#define PRS_SWPULSE_CH3PULSE_DEFAULT (_PRS_SWPULSE_CH3PULSE_DEFAULT << 3)
79
#define PRS_SWPULSE_CH4PULSE (0x1UL << 4)
80
#define _PRS_SWPULSE_CH4PULSE_SHIFT 4
81
#define _PRS_SWPULSE_CH4PULSE_MASK 0x10UL
82
#define _PRS_SWPULSE_CH4PULSE_DEFAULT 0x00000000UL
83
#define PRS_SWPULSE_CH4PULSE_DEFAULT (_PRS_SWPULSE_CH4PULSE_DEFAULT << 4)
84
#define PRS_SWPULSE_CH5PULSE (0x1UL << 5)
85
#define _PRS_SWPULSE_CH5PULSE_SHIFT 5
86
#define _PRS_SWPULSE_CH5PULSE_MASK 0x20UL
87
#define _PRS_SWPULSE_CH5PULSE_DEFAULT 0x00000000UL
88
#define PRS_SWPULSE_CH5PULSE_DEFAULT (_PRS_SWPULSE_CH5PULSE_DEFAULT << 5)
89
#define PRS_SWPULSE_CH6PULSE (0x1UL << 6)
90
#define _PRS_SWPULSE_CH6PULSE_SHIFT 6
91
#define _PRS_SWPULSE_CH6PULSE_MASK 0x40UL
92
#define _PRS_SWPULSE_CH6PULSE_DEFAULT 0x00000000UL
93
#define PRS_SWPULSE_CH6PULSE_DEFAULT (_PRS_SWPULSE_CH6PULSE_DEFAULT << 6)
94
#define PRS_SWPULSE_CH7PULSE (0x1UL << 7)
95
#define _PRS_SWPULSE_CH7PULSE_SHIFT 7
96
#define _PRS_SWPULSE_CH7PULSE_MASK 0x80UL
97
#define _PRS_SWPULSE_CH7PULSE_DEFAULT 0x00000000UL
98
#define PRS_SWPULSE_CH7PULSE_DEFAULT (_PRS_SWPULSE_CH7PULSE_DEFAULT << 7)
100
/* Bit fields for PRS SWLEVEL */
101
#define _PRS_SWLEVEL_RESETVALUE 0x00000000UL
102
#define _PRS_SWLEVEL_MASK 0x000000FFUL
103
#define PRS_SWLEVEL_CH0LEVEL (0x1UL << 0)
104
#define _PRS_SWLEVEL_CH0LEVEL_SHIFT 0
105
#define _PRS_SWLEVEL_CH0LEVEL_MASK 0x1UL
106
#define _PRS_SWLEVEL_CH0LEVEL_DEFAULT 0x00000000UL
107
#define PRS_SWLEVEL_CH0LEVEL_DEFAULT (_PRS_SWLEVEL_CH0LEVEL_DEFAULT << 0)
108
#define PRS_SWLEVEL_CH1LEVEL (0x1UL << 1)
109
#define _PRS_SWLEVEL_CH1LEVEL_SHIFT 1
110
#define _PRS_SWLEVEL_CH1LEVEL_MASK 0x2UL
111
#define _PRS_SWLEVEL_CH1LEVEL_DEFAULT 0x00000000UL
112
#define PRS_SWLEVEL_CH1LEVEL_DEFAULT (_PRS_SWLEVEL_CH1LEVEL_DEFAULT << 1)
113
#define PRS_SWLEVEL_CH2LEVEL (0x1UL << 2)
114
#define _PRS_SWLEVEL_CH2LEVEL_SHIFT 2
115
#define _PRS_SWLEVEL_CH2LEVEL_MASK 0x4UL
116
#define _PRS_SWLEVEL_CH2LEVEL_DEFAULT 0x00000000UL
117
#define PRS_SWLEVEL_CH2LEVEL_DEFAULT (_PRS_SWLEVEL_CH2LEVEL_DEFAULT << 2)
118
#define PRS_SWLEVEL_CH3LEVEL (0x1UL << 3)
119
#define _PRS_SWLEVEL_CH3LEVEL_SHIFT 3
120
#define _PRS_SWLEVEL_CH3LEVEL_MASK 0x8UL
121
#define _PRS_SWLEVEL_CH3LEVEL_DEFAULT 0x00000000UL
122
#define PRS_SWLEVEL_CH3LEVEL_DEFAULT (_PRS_SWLEVEL_CH3LEVEL_DEFAULT << 3)
123
#define PRS_SWLEVEL_CH4LEVEL (0x1UL << 4)
124
#define _PRS_SWLEVEL_CH4LEVEL_SHIFT 4
125
#define _PRS_SWLEVEL_CH4LEVEL_MASK 0x10UL
126
#define _PRS_SWLEVEL_CH4LEVEL_DEFAULT 0x00000000UL
127
#define PRS_SWLEVEL_CH4LEVEL_DEFAULT (_PRS_SWLEVEL_CH4LEVEL_DEFAULT << 4)
128
#define PRS_SWLEVEL_CH5LEVEL (0x1UL << 5)
129
#define _PRS_SWLEVEL_CH5LEVEL_SHIFT 5
130
#define _PRS_SWLEVEL_CH5LEVEL_MASK 0x20UL
131
#define _PRS_SWLEVEL_CH5LEVEL_DEFAULT 0x00000000UL
132
#define PRS_SWLEVEL_CH5LEVEL_DEFAULT (_PRS_SWLEVEL_CH5LEVEL_DEFAULT << 5)
133
#define PRS_SWLEVEL_CH6LEVEL (0x1UL << 6)
134
#define _PRS_SWLEVEL_CH6LEVEL_SHIFT 6
135
#define _PRS_SWLEVEL_CH6LEVEL_MASK 0x40UL
136
#define _PRS_SWLEVEL_CH6LEVEL_DEFAULT 0x00000000UL
137
#define PRS_SWLEVEL_CH6LEVEL_DEFAULT (_PRS_SWLEVEL_CH6LEVEL_DEFAULT << 6)
138
#define PRS_SWLEVEL_CH7LEVEL (0x1UL << 7)
139
#define _PRS_SWLEVEL_CH7LEVEL_SHIFT 7
140
#define _PRS_SWLEVEL_CH7LEVEL_MASK 0x80UL
141
#define _PRS_SWLEVEL_CH7LEVEL_DEFAULT 0x00000000UL
142
#define PRS_SWLEVEL_CH7LEVEL_DEFAULT (_PRS_SWLEVEL_CH7LEVEL_DEFAULT << 7)
144
/* Bit fields for PRS ROUTE */
145
#define _PRS_ROUTE_RESETVALUE 0x00000000UL
146
#define _PRS_ROUTE_MASK 0x0000070FUL
147
#define PRS_ROUTE_CH0PEN (0x1UL << 0)
148
#define _PRS_ROUTE_CH0PEN_SHIFT 0
149
#define _PRS_ROUTE_CH0PEN_MASK 0x1UL
150
#define _PRS_ROUTE_CH0PEN_DEFAULT 0x00000000UL
151
#define PRS_ROUTE_CH0PEN_DEFAULT (_PRS_ROUTE_CH0PEN_DEFAULT << 0)
152
#define PRS_ROUTE_CH1PEN (0x1UL << 1)
153
#define _PRS_ROUTE_CH1PEN_SHIFT 1
154
#define _PRS_ROUTE_CH1PEN_MASK 0x2UL
155
#define _PRS_ROUTE_CH1PEN_DEFAULT 0x00000000UL
156
#define PRS_ROUTE_CH1PEN_DEFAULT (_PRS_ROUTE_CH1PEN_DEFAULT << 1)
157
#define PRS_ROUTE_CH2PEN (0x1UL << 2)
158
#define _PRS_ROUTE_CH2PEN_SHIFT 2
159
#define _PRS_ROUTE_CH2PEN_MASK 0x4UL
160
#define _PRS_ROUTE_CH2PEN_DEFAULT 0x00000000UL
161
#define PRS_ROUTE_CH2PEN_DEFAULT (_PRS_ROUTE_CH2PEN_DEFAULT << 2)
162
#define PRS_ROUTE_CH3PEN (0x1UL << 3)
163
#define _PRS_ROUTE_CH3PEN_SHIFT 3
164
#define _PRS_ROUTE_CH3PEN_MASK 0x8UL
165
#define _PRS_ROUTE_CH3PEN_DEFAULT 0x00000000UL
166
#define PRS_ROUTE_CH3PEN_DEFAULT (_PRS_ROUTE_CH3PEN_DEFAULT << 3)
167
#define _PRS_ROUTE_LOCATION_SHIFT 8
168
#define _PRS_ROUTE_LOCATION_MASK 0x700UL
169
#define _PRS_ROUTE_LOCATION_LOC0 0x00000000UL
170
#define _PRS_ROUTE_LOCATION_DEFAULT 0x00000000UL
171
#define _PRS_ROUTE_LOCATION_LOC1 0x00000001UL
172
#define PRS_ROUTE_LOCATION_LOC0 (_PRS_ROUTE_LOCATION_LOC0 << 8)
173
#define PRS_ROUTE_LOCATION_DEFAULT (_PRS_ROUTE_LOCATION_DEFAULT << 8)
174
#define PRS_ROUTE_LOCATION_LOC1 (_PRS_ROUTE_LOCATION_LOC1 << 8)
176
/* Bit fields for PRS CH_CTRL */
177
#define _PRS_CH_CTRL_RESETVALUE 0x00000000UL
178
#define _PRS_CH_CTRL_MASK 0x133F0007UL
179
#define _PRS_CH_CTRL_SIGSEL_SHIFT 0
180
#define _PRS_CH_CTRL_SIGSEL_MASK 0x7UL
181
#define _PRS_CH_CTRL_SIGSEL_VCMPOUT 0x00000000UL
182
#define _PRS_CH_CTRL_SIGSEL_ACMP0OUT 0x00000000UL
183
#define _PRS_CH_CTRL_SIGSEL_ACMP1OUT 0x00000000UL
184
#define _PRS_CH_CTRL_SIGSEL_DAC0CH0 0x00000000UL
185
#define _PRS_CH_CTRL_SIGSEL_ADC0SINGLE 0x00000000UL
186
#define _PRS_CH_CTRL_SIGSEL_USART0IRTX 0x00000000UL
187
#define _PRS_CH_CTRL_SIGSEL_TIMER0UF 0x00000000UL
188
#define _PRS_CH_CTRL_SIGSEL_TIMER1UF 0x00000000UL
189
#define _PRS_CH_CTRL_SIGSEL_RTCOF 0x00000000UL
190
#define _PRS_CH_CTRL_SIGSEL_GPIOPIN0 0x00000000UL
191
#define _PRS_CH_CTRL_SIGSEL_GPIOPIN8 0x00000000UL
192
#define _PRS_CH_CTRL_SIGSEL_LETIMER0CH0 0x00000000UL
193
#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES0 0x00000000UL
194
#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES8 0x00000000UL
195
#define _PRS_CH_CTRL_SIGSEL_LESENSEDEC0 0x00000000UL
196
#define _PRS_CH_CTRL_SIGSEL_DAC0CH1 0x00000001UL
197
#define _PRS_CH_CTRL_SIGSEL_ADC0SCAN 0x00000001UL
198
#define _PRS_CH_CTRL_SIGSEL_USART0TXC 0x00000001UL
199
#define _PRS_CH_CTRL_SIGSEL_USART1TXC 0x00000001UL
200
#define _PRS_CH_CTRL_SIGSEL_TIMER0OF 0x00000001UL
201
#define _PRS_CH_CTRL_SIGSEL_TIMER1OF 0x00000001UL
202
#define _PRS_CH_CTRL_SIGSEL_RTCCOMP0 0x00000001UL
203
#define _PRS_CH_CTRL_SIGSEL_GPIOPIN1 0x00000001UL
204
#define _PRS_CH_CTRL_SIGSEL_GPIOPIN9 0x00000001UL
205
#define _PRS_CH_CTRL_SIGSEL_LETIMER0CH1 0x00000001UL
206
#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES1 0x00000001UL
207
#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES9 0x00000001UL
208
#define _PRS_CH_CTRL_SIGSEL_LESENSEDEC1 0x00000001UL
209
#define _PRS_CH_CTRL_SIGSEL_USART0RXDATAV 0x00000002UL
210
#define _PRS_CH_CTRL_SIGSEL_USART1RXDATAV 0x00000002UL
211
#define _PRS_CH_CTRL_SIGSEL_TIMER0CC0 0x00000002UL
212
#define _PRS_CH_CTRL_SIGSEL_TIMER1CC0 0x00000002UL
213
#define _PRS_CH_CTRL_SIGSEL_RTCCOMP1 0x00000002UL
214
#define _PRS_CH_CTRL_SIGSEL_GPIOPIN2 0x00000002UL
215
#define _PRS_CH_CTRL_SIGSEL_GPIOPIN10 0x00000002UL
216
#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES2 0x00000002UL
217
#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES10 0x00000002UL
218
#define _PRS_CH_CTRL_SIGSEL_LESENSEDEC2 0x00000002UL
219
#define _PRS_CH_CTRL_SIGSEL_TIMER0CC1 0x00000003UL
220
#define _PRS_CH_CTRL_SIGSEL_TIMER1CC1 0x00000003UL
221
#define _PRS_CH_CTRL_SIGSEL_GPIOPIN3 0x00000003UL
222
#define _PRS_CH_CTRL_SIGSEL_GPIOPIN11 0x00000003UL
223
#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES3 0x00000003UL
224
#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES11 0x00000003UL
225
#define _PRS_CH_CTRL_SIGSEL_TIMER0CC2 0x00000004UL
226
#define _PRS_CH_CTRL_SIGSEL_TIMER1CC2 0x00000004UL
227
#define _PRS_CH_CTRL_SIGSEL_GPIOPIN4 0x00000004UL
228
#define _PRS_CH_CTRL_SIGSEL_GPIOPIN12 0x00000004UL
229
#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES4 0x00000004UL
230
#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES12 0x00000004UL
231
#define _PRS_CH_CTRL_SIGSEL_GPIOPIN5 0x00000005UL
232
#define _PRS_CH_CTRL_SIGSEL_GPIOPIN13 0x00000005UL
233
#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES5 0x00000005UL
234
#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES13 0x00000005UL
235
#define _PRS_CH_CTRL_SIGSEL_GPIOPIN6 0x00000006UL
236
#define _PRS_CH_CTRL_SIGSEL_GPIOPIN14 0x00000006UL
237
#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES6 0x00000006UL
238
#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES14 0x00000006UL
239
#define _PRS_CH_CTRL_SIGSEL_GPIOPIN7 0x00000007UL
240
#define _PRS_CH_CTRL_SIGSEL_GPIOPIN15 0x00000007UL
241
#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES7 0x00000007UL
242
#define _PRS_CH_CTRL_SIGSEL_LESENSESCANRES15 0x00000007UL
243
#define PRS_CH_CTRL_SIGSEL_VCMPOUT (_PRS_CH_CTRL_SIGSEL_VCMPOUT << 0)
244
#define PRS_CH_CTRL_SIGSEL_ACMP0OUT (_PRS_CH_CTRL_SIGSEL_ACMP0OUT << 0)
245
#define PRS_CH_CTRL_SIGSEL_ACMP1OUT (_PRS_CH_CTRL_SIGSEL_ACMP1OUT << 0)
246
#define PRS_CH_CTRL_SIGSEL_DAC0CH0 (_PRS_CH_CTRL_SIGSEL_DAC0CH0 << 0)
247
#define PRS_CH_CTRL_SIGSEL_ADC0SINGLE (_PRS_CH_CTRL_SIGSEL_ADC0SINGLE << 0)
248
#define PRS_CH_CTRL_SIGSEL_USART0IRTX (_PRS_CH_CTRL_SIGSEL_USART0IRTX << 0)
249
#define PRS_CH_CTRL_SIGSEL_TIMER0UF (_PRS_CH_CTRL_SIGSEL_TIMER0UF << 0)
250
#define PRS_CH_CTRL_SIGSEL_TIMER1UF (_PRS_CH_CTRL_SIGSEL_TIMER1UF << 0)
251
#define PRS_CH_CTRL_SIGSEL_RTCOF (_PRS_CH_CTRL_SIGSEL_RTCOF << 0)
252
#define PRS_CH_CTRL_SIGSEL_GPIOPIN0 (_PRS_CH_CTRL_SIGSEL_GPIOPIN0 << 0)
253
#define PRS_CH_CTRL_SIGSEL_GPIOPIN8 (_PRS_CH_CTRL_SIGSEL_GPIOPIN8 << 0)
254
#define PRS_CH_CTRL_SIGSEL_LETIMER0CH0 (_PRS_CH_CTRL_SIGSEL_LETIMER0CH0 << 0)
255
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES0 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES0 << 0)
256
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES8 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES8 << 0)
257
#define PRS_CH_CTRL_SIGSEL_LESENSEDEC0 (_PRS_CH_CTRL_SIGSEL_LESENSEDEC0 << 0)
258
#define PRS_CH_CTRL_SIGSEL_DAC0CH1 (_PRS_CH_CTRL_SIGSEL_DAC0CH1 << 0)
259
#define PRS_CH_CTRL_SIGSEL_ADC0SCAN (_PRS_CH_CTRL_SIGSEL_ADC0SCAN << 0)
260
#define PRS_CH_CTRL_SIGSEL_USART0TXC (_PRS_CH_CTRL_SIGSEL_USART0TXC << 0)
261
#define PRS_CH_CTRL_SIGSEL_USART1TXC (_PRS_CH_CTRL_SIGSEL_USART1TXC << 0)
262
#define PRS_CH_CTRL_SIGSEL_TIMER0OF (_PRS_CH_CTRL_SIGSEL_TIMER0OF << 0)
263
#define PRS_CH_CTRL_SIGSEL_TIMER1OF (_PRS_CH_CTRL_SIGSEL_TIMER1OF << 0)
264
#define PRS_CH_CTRL_SIGSEL_RTCCOMP0 (_PRS_CH_CTRL_SIGSEL_RTCCOMP0 << 0)
265
#define PRS_CH_CTRL_SIGSEL_GPIOPIN1 (_PRS_CH_CTRL_SIGSEL_GPIOPIN1 << 0)
266
#define PRS_CH_CTRL_SIGSEL_GPIOPIN9 (_PRS_CH_CTRL_SIGSEL_GPIOPIN9 << 0)
267
#define PRS_CH_CTRL_SIGSEL_LETIMER0CH1 (_PRS_CH_CTRL_SIGSEL_LETIMER0CH1 << 0)
268
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES1 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES1 << 0)
269
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES9 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES9 << 0)
270
#define PRS_CH_CTRL_SIGSEL_LESENSEDEC1 (_PRS_CH_CTRL_SIGSEL_LESENSEDEC1 << 0)
271
#define PRS_CH_CTRL_SIGSEL_USART0RXDATAV (_PRS_CH_CTRL_SIGSEL_USART0RXDATAV << 0)
272
#define PRS_CH_CTRL_SIGSEL_USART1RXDATAV (_PRS_CH_CTRL_SIGSEL_USART1RXDATAV << 0)
273
#define PRS_CH_CTRL_SIGSEL_TIMER0CC0 (_PRS_CH_CTRL_SIGSEL_TIMER0CC0 << 0)
274
#define PRS_CH_CTRL_SIGSEL_TIMER1CC0 (_PRS_CH_CTRL_SIGSEL_TIMER1CC0 << 0)
275
#define PRS_CH_CTRL_SIGSEL_RTCCOMP1 (_PRS_CH_CTRL_SIGSEL_RTCCOMP1 << 0)
276
#define PRS_CH_CTRL_SIGSEL_GPIOPIN2 (_PRS_CH_CTRL_SIGSEL_GPIOPIN2 << 0)
277
#define PRS_CH_CTRL_SIGSEL_GPIOPIN10 (_PRS_CH_CTRL_SIGSEL_GPIOPIN10 << 0)
278
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES2 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES2 << 0)
279
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES10 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES10 << 0)
280
#define PRS_CH_CTRL_SIGSEL_LESENSEDEC2 (_PRS_CH_CTRL_SIGSEL_LESENSEDEC2 << 0)
281
#define PRS_CH_CTRL_SIGSEL_TIMER0CC1 (_PRS_CH_CTRL_SIGSEL_TIMER0CC1 << 0)
282
#define PRS_CH_CTRL_SIGSEL_TIMER1CC1 (_PRS_CH_CTRL_SIGSEL_TIMER1CC1 << 0)
283
#define PRS_CH_CTRL_SIGSEL_GPIOPIN3 (_PRS_CH_CTRL_SIGSEL_GPIOPIN3 << 0)
284
#define PRS_CH_CTRL_SIGSEL_GPIOPIN11 (_PRS_CH_CTRL_SIGSEL_GPIOPIN11 << 0)
285
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES3 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES3 << 0)
286
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES11 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES11 << 0)
287
#define PRS_CH_CTRL_SIGSEL_TIMER0CC2 (_PRS_CH_CTRL_SIGSEL_TIMER0CC2 << 0)
288
#define PRS_CH_CTRL_SIGSEL_TIMER1CC2 (_PRS_CH_CTRL_SIGSEL_TIMER1CC2 << 0)
289
#define PRS_CH_CTRL_SIGSEL_GPIOPIN4 (_PRS_CH_CTRL_SIGSEL_GPIOPIN4 << 0)
290
#define PRS_CH_CTRL_SIGSEL_GPIOPIN12 (_PRS_CH_CTRL_SIGSEL_GPIOPIN12 << 0)
291
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES4 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES4 << 0)
292
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES12 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES12 << 0)
293
#define PRS_CH_CTRL_SIGSEL_GPIOPIN5 (_PRS_CH_CTRL_SIGSEL_GPIOPIN5 << 0)
294
#define PRS_CH_CTRL_SIGSEL_GPIOPIN13 (_PRS_CH_CTRL_SIGSEL_GPIOPIN13 << 0)
295
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES5 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES5 << 0)
296
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES13 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES13 << 0)
297
#define PRS_CH_CTRL_SIGSEL_GPIOPIN6 (_PRS_CH_CTRL_SIGSEL_GPIOPIN6 << 0)
298
#define PRS_CH_CTRL_SIGSEL_GPIOPIN14 (_PRS_CH_CTRL_SIGSEL_GPIOPIN14 << 0)
299
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES6 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES6 << 0)
300
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES14 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES14 << 0)
301
#define PRS_CH_CTRL_SIGSEL_GPIOPIN7 (_PRS_CH_CTRL_SIGSEL_GPIOPIN7 << 0)
302
#define PRS_CH_CTRL_SIGSEL_GPIOPIN15 (_PRS_CH_CTRL_SIGSEL_GPIOPIN15 << 0)
303
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES7 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES7 << 0)
304
#define PRS_CH_CTRL_SIGSEL_LESENSESCANRES15 (_PRS_CH_CTRL_SIGSEL_LESENSESCANRES15 << 0)
305
#define _PRS_CH_CTRL_SOURCESEL_SHIFT 16
306
#define _PRS_CH_CTRL_SOURCESEL_MASK 0x3F0000UL
307
#define _PRS_CH_CTRL_SOURCESEL_NONE 0x00000000UL
308
#define _PRS_CH_CTRL_SOURCESEL_VCMP 0x00000001UL
309
#define _PRS_CH_CTRL_SOURCESEL_ACMP0 0x00000002UL
310
#define _PRS_CH_CTRL_SOURCESEL_ACMP1 0x00000003UL
311
#define _PRS_CH_CTRL_SOURCESEL_DAC0 0x00000006UL
312
#define _PRS_CH_CTRL_SOURCESEL_ADC0 0x00000008UL
313
#define _PRS_CH_CTRL_SOURCESEL_USART0 0x00000010UL
314
#define _PRS_CH_CTRL_SOURCESEL_USART1 0x00000011UL
315
#define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000001CUL
316
#define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000001DUL
317
#define _PRS_CH_CTRL_SOURCESEL_RTC 0x00000028UL
318
#define _PRS_CH_CTRL_SOURCESEL_GPIOL 0x00000030UL
319
#define _PRS_CH_CTRL_SOURCESEL_GPIOH 0x00000031UL
320
#define _PRS_CH_CTRL_SOURCESEL_LETIMER0 0x00000034UL
321
#define _PRS_CH_CTRL_SOURCESEL_LESENSEL 0x00000039UL
322
#define _PRS_CH_CTRL_SOURCESEL_LESENSEH 0x0000003AUL
323
#define _PRS_CH_CTRL_SOURCESEL_LESENSED 0x0000003BUL
324
#define PRS_CH_CTRL_SOURCESEL_NONE (_PRS_CH_CTRL_SOURCESEL_NONE << 16)
325
#define PRS_CH_CTRL_SOURCESEL_VCMP (_PRS_CH_CTRL_SOURCESEL_VCMP << 16)
326
#define PRS_CH_CTRL_SOURCESEL_ACMP0 (_PRS_CH_CTRL_SOURCESEL_ACMP0 << 16)
327
#define PRS_CH_CTRL_SOURCESEL_ACMP1 (_PRS_CH_CTRL_SOURCESEL_ACMP1 << 16)
328
#define PRS_CH_CTRL_SOURCESEL_DAC0 (_PRS_CH_CTRL_SOURCESEL_DAC0 << 16)
329
#define PRS_CH_CTRL_SOURCESEL_ADC0 (_PRS_CH_CTRL_SOURCESEL_ADC0 << 16)
330
#define PRS_CH_CTRL_SOURCESEL_USART0 (_PRS_CH_CTRL_SOURCESEL_USART0 << 16)
331
#define PRS_CH_CTRL_SOURCESEL_USART1 (_PRS_CH_CTRL_SOURCESEL_USART1 << 16)
332
#define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 16)
333
#define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 16)
334
#define PRS_CH_CTRL_SOURCESEL_RTC (_PRS_CH_CTRL_SOURCESEL_RTC << 16)
335
#define PRS_CH_CTRL_SOURCESEL_GPIOL (_PRS_CH_CTRL_SOURCESEL_GPIOL << 16)
336
#define PRS_CH_CTRL_SOURCESEL_GPIOH (_PRS_CH_CTRL_SOURCESEL_GPIOH << 16)
337
#define PRS_CH_CTRL_SOURCESEL_LETIMER0 (_PRS_CH_CTRL_SOURCESEL_LETIMER0 << 16)
338
#define PRS_CH_CTRL_SOURCESEL_LESENSEL (_PRS_CH_CTRL_SOURCESEL_LESENSEL << 16)
339
#define PRS_CH_CTRL_SOURCESEL_LESENSEH (_PRS_CH_CTRL_SOURCESEL_LESENSEH << 16)
340
#define PRS_CH_CTRL_SOURCESEL_LESENSED (_PRS_CH_CTRL_SOURCESEL_LESENSED << 16)
341
#define _PRS_CH_CTRL_EDSEL_SHIFT 24
342
#define _PRS_CH_CTRL_EDSEL_MASK 0x3000000UL
343
#define _PRS_CH_CTRL_EDSEL_DEFAULT 0x00000000UL
344
#define _PRS_CH_CTRL_EDSEL_OFF 0x00000000UL
345
#define _PRS_CH_CTRL_EDSEL_POSEDGE 0x00000001UL
346
#define _PRS_CH_CTRL_EDSEL_NEGEDGE 0x00000002UL
347
#define _PRS_CH_CTRL_EDSEL_BOTHEDGES 0x00000003UL
348
#define PRS_CH_CTRL_EDSEL_DEFAULT (_PRS_CH_CTRL_EDSEL_DEFAULT << 24)
349
#define PRS_CH_CTRL_EDSEL_OFF (_PRS_CH_CTRL_EDSEL_OFF << 24)
350
#define PRS_CH_CTRL_EDSEL_POSEDGE (_PRS_CH_CTRL_EDSEL_POSEDGE << 24)
351
#define PRS_CH_CTRL_EDSEL_NEGEDGE (_PRS_CH_CTRL_EDSEL_NEGEDGE << 24)
352
#define PRS_CH_CTRL_EDSEL_BOTHEDGES (_PRS_CH_CTRL_EDSEL_BOTHEDGES << 24)
353
#define PRS_CH_CTRL_ASYNC (0x1UL << 28)
354
#define _PRS_CH_CTRL_ASYNC_SHIFT 28
355
#define _PRS_CH_CTRL_ASYNC_MASK 0x10000000UL
356
#define _PRS_CH_CTRL_ASYNC_DEFAULT 0x00000000UL
357
#define PRS_CH_CTRL_ASYNC_DEFAULT (_PRS_CH_CTRL_ASYNC_DEFAULT << 28)
PRS_TypeDef::ROUTE
__IOM uint32_t ROUTE
Definition:
efm32tg_prs.h:45
PRS_TypeDef
Definition:
efm32tg_prs.h:41
PRS_CH_TypeDef
PRS_CH EFM32TG PRS CH.
Definition:
efm32tg_prs_ch.h:39
PRS_TypeDef::SWLEVEL
__IOM uint32_t SWLEVEL
Definition:
efm32tg_prs.h:44
PRS_TypeDef::SWPULSE
__IOM uint32_t SWPULSE
Definition:
efm32tg_prs.h:43
platform
Device
SiliconLabs
EFM32TG
Include
efm32tg_prs.h
Generated on Thu Mar 9 2017 20:39:45 for EFM32 Tiny Gecko Software Documentation by
1.8.10